



BIPOLAR DIGITAL INTEGRATED CIRCUITS

μ PB1507GV

3GHz INPUT DIVIDE BY 256, 128, 64 PRESCALER IC FOR ANALOG DBS TUNERS

The μ PB1507GV has 3.0 GHz input, high division silicon prescaler ICs for analog DBS tuner applications. This IC divide-by-256, 128 and 64 contribute to produce analog DBS tuners with kit-use of 17 K series DTS controller or standard CMOS PLL synthesizer IC. The μ PB1507GV is a shrink package version of the μ PB586G/588G or μ PB1505GR so that these smaller packages contribute to reduce the mounting space replacing from conventional ICs.

The μ PB1507GV are manufactured using the high f_T NESATTMIV silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion/migration. Thus, these ICs have excellent performance, uniformity and reliability.

FEATURES

- High toggle frequency : f_{in} = 0.5 GHz to 3.0 GHz
- High-density surface mounting : 8-pin plastic SSOP (175 mil)
- Low current consumption : 5 V, 19 mA
- Selectable high division : $\div 256, \div 128, \div 64$
- Pin connection variation : μ PB1507GV

APPLICATION

These ICs can use as a prescaler between local oscillator and PLL frequency synthesizer included modulus prescaler. For example, following application can be chosen;

- Analog DBS tuner's synthesizer
- Analog CATV converter synthesizer


ORDERING INFORMATION

PART NUMBER	PACKAGE	MARKING	SUPPLYING FORM
μ PB1507GV-E1-A	SSOP (175 mil) (Pb-Free)	1507	direction. 1 000 p/reel.

Remarks To order evaluation samples, please contact your local nearby sales office.
(Part number for sample order: μ PB1507GV-A)

Caution: Electro-static sensitive devices

PIN CONNECTION (Top View)




Pin NO.	μ PB1506GV	μ PB1507GV
1	SW1	IN
2	IN	Vcc
3	IN	SW1
4	GND	OUT
5	NC	GND
6	SW2	SW2
7	OUT	NC
8	Vcc	IN

PRODUCT LINE-UP

Features (division, Freq.)	Part No.	I _{cc} (mA)	f _{in} (GHz)	V _{cc} (V)	Package	Pin connection
÷512, ÷256, 2.5 GHz	μ PB586G	28	0.5 to 2.5	4.5 to 5.5	8 pin SOP 225 mil	Original
÷128, ÷64, 2.5 GHz	μ PB588G	26	0.5 to 2.5	4.5 to 5.5		
÷256, ÷128, ÷64	μ PB1505GR	14	0.5 to 3.0	4.5 to 5.5		Standard
	μ PB1507GV	19	0.5 to 3.0	4.5 to 5.5	8 pin SSOP 175 mil	Standard


Remarks . This table shows the TYP values of main parameters. Please refer to ELECTRICAL CHARACTERISTICS.
. μ PB586G and μ PB588G are discontinued.

INTERNAL BLOCK DIAGRAM




SYSTEM APPLICATION EXAMPLE

RF unit block of Analog DBS tuners



RF unit block of Analog CATV converter



PIN EXPLANATION

Pin name	Applied voltage V	Pin voltage V	Functions and explanation	Pin no. μ PB1507GV													
IN	—	2.9	Signal input pin. This pin should be coupled to signal source with capacitor (e.g. 1 000 pF) for DC cut.	1													
$\overline{\text{IN}}$	—	2.9	Signal input bypass pin. This pin must be equipped with bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.	8													
GND	0	—	Ground pin. Ground pattern on the board should be formed as wide as possible to minimize ground impedance.	5													
SW1	H/L	—	Divide ratio input pin. The ratio can be determined by following applied level to these pins.	3													
SW2			<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td colspan="2"></td> <td colspan="2">SW2</td> </tr> <tr> <td colspan="2"></td> <td>H</td> <td>L</td> </tr> <tr> <td rowspan="2">SW1</td> <td>H</td> <td>$\div 64$</td> <td>$\div 128$</td> </tr> <tr> <td>L</td> <td>$\div 128$</td> <td>$\div 256$</td> </tr> </table> <p>These pins should be equipped with bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.</p>			SW2				H	L	SW1	H	$\div 64$	$\div 128$	L	$\div 128$
		SW2															
		H	L														
SW1	H	$\div 64$	$\div 128$														
	L	$\div 128$	$\div 256$														
V _{cc}	4.5 to 5.5	—	Power supply pin. This pin must be equipped with bypass capacitor (e.g. 10 000 pF) to minimize ground impedance.	2													
OUT	—	2.6 to 4.7	Divided frequency output pin. This pin is designed as emitter follower output. This pin can be connected to CMOS input due to 1.2 V _{P-P} MIN output.	4													
NC	—	—	Non connection pin. This pin must be opened.	7													

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	RATINGS	UNIT
Supply voltage	V _{cc}	T _A = +25 °C	-0.5 to +6.0	V
Input voltage	V _{in}	T _A = +25 °C	-0.5 to V _{cc} + 0.5	V
Total power dissipation	P _D	Mounted on double sided copper clad 50 × 50 × 1.6 mm epoxy glass PWB (T _A = +85 °C)	250	mW
Operating ambient temperature	T _A		-40 to +85	°C
Storage temperature	T _{stg}		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTICE
Supply voltage	V _{cc}	4.5	5.0	5.5	V	
Operating ambient temperature	T _A	-40	+25	+85	°C	

ELECTRICAL CHARACTERISTICS (T_A = -40 to +85 °C, V_{cc} = 4.5 to 5.5 V, Z_s = 50 Ω)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Circuit current	I _{cc}	No signals	12.5	19	26.5	mA
Upper limit operating frequency	f _{in(u)}	P _{in} = -15 to +6 dBm	3.0	—	—	GHz
Lower limit operating frequency 1	f _{in(L)1}	P _{in} = -10 to +6 dBm	—	—	0.5	GHz
Lower limit operating frequency 2	f _{in(L)2}	P _{in} = -15 to +6 dBm	—	—	1.0	GHz
Input power 1	P _{in1}	f _{in} = 1.0 to 3.0 GHz	-15	—	+6	dBm
Input power 2	P _{in2}	f _{in} = 0.5 to 1.0 GHz	-10	—	+6	dBm
Output Voltage	V _{out}	C _L = 8 pF	1.2	1.6	—	V _{P-P}
Divide ratio control input high	V _{IH1}	Connection in the test circuit	V _{cc}	V _{cc}	V _{cc}	
Divide ratio control input low	V _{IL1}	Connection in the test circuit	OPEN or GND	OPEN or GND	OPEN or GND	
Divide ratio control input high	V _{IH2}	Connection in the test circuit	V _{cc}	V _{cc}	V _{cc}	
Divide ratio control input low	V _{IL2}	Connection in the test circuit	OPEN or GND	OPEN or GND	OPEN or GND	


TYPICAL CHARACTERISTICS (Unless otherwise specified $T_A = +25^\circ\text{C}$)

CIRCUIT CURRENT vs. SUPPLY VOLTAGE




Divide by 64 mode


INPUT POWER vs. INPUT FREQUENCY




INPUT POWER vs. INPUT FREQUENCY




OUTPUT VOLTAGE vs.INPUT FREQUENCY








OUTPUT VOLTAGE vs.INPUT FREQUENCY










Divide by 128 mode







Divide by 256 mode






μ PB1507GVS₁₁ vs. INPUT FREQUENCYV_{CC} = 5.0 V


FREQUENCY MHz	S ₁₁	
	MAG	ANG
500.0000	.857	-27.5
600.0000	.849	-32.0
700.0000	.800	-38.9
800.0000	.764	-43.8
900.0000	.725	-49.0
1000.0000	.665	-50.9
1100.0000	.619	-55.3
1200.0000	.573	-59.3
1300.0000	.531	-61.3
1400.0000	.484	-62.8
1500.0000	.439	-63.0
1600.0000	.377	-59.1
1700.0000	.340	-54.1
1800.0000	.377	-54.7
1900.0000	.441	-59.5
2000.0000	.464	-67.2
2100.0000	.443	-67.4
2200.0000	.466	-74.5
2300.0000	.465	-81.3
2400.0000	.454	-89.4
2500.0000	.433	-99.2
2600.0000	.383	-109.6
2700.0000	.350	-114.0
2800.0000	.332	-124.2
2900.0000	.271	-141.2
3000.0000	.185	-163.6

μ PB1507GVS₂₂ vs. OUTPUT FREQUENCYDivide by 64 mode, V_{cc} = 5.0 V

FREQUENCY MHz	S ₂₂	
	MAG	ANG
45.000	.580	3.4
50.000	.572	2.5
55.000	.574	3.0
60.000	.574	2.7
65.000	.584	3.0
70.000	.587	2.6
75.000	.592	2.4
80.000	.587	2.6
85.000	.589	2.9
90.000	.591	2.9
95.000	.573	1.7
100.000	.604	2.9

 μ PB1507GVS₂₂ vs. OUTPUT FREQUENCYDivide by 128 mode, V_{cc} = 5.0 V


FREQUENCY MHz	S ₂₂	
	MAG	ANG
45.000	.578	3.2
50.000	.571	2.8
55.000	.572	3.3
60.000	.576	3.0
65.000	.584	3.1
70.000	.587	2.8
75.000	.589	2.4
80.000	.589	2.8
85.000	.588	3.0
90.000	.593	2.8
95.000	.598	3.0
100.000	.602	2.9

μ PB1507GVS₂₂ vs. OUTPUT FREQUENCYDivide by 256 mode, V_{cc} = 5.0 V

FREQUENCY MHz	S ₂₂	
	MAG	ANG
45.000	.580	3.0
50.000	.572	2.8
55.000	.571	2.9
60.000	.576	2.9
65.000	.585	3.2
70.000	.590	2.8
75.000	.589	2.5
80.000	.590	2.6
85.000	.588	2.9
90.000	.597	2.9
95.000	.600	3.1
100.000	.601	3.1

Δ_1 : 45 MHz
 Δ_2 : 100 MHz

TEST CIRCUIT

 μ PB1507GV

- SG (HP-8665A)
- Counter (HP5350B) : To measure input sensitivity
or
Oscilloscope : To measure output voltage swing


Divide ratio setting

		SW2	
		H	L
SW1	H	1/64	1/128
	L	1/128	1/256

H: Connect to V_{CC}

L: Connect to GND or OPEN

ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD


 μ PB1507GV

EVALUATION BOARD CHARACTERS

- (1) 35 μ m thick double-sided copper clad 50 × 50 × 0.4 mm polyimide board
- (2) Back side: GND pattern
- (3) Solder plated patterns
- (4) \circ : Through holes

PACKAGE DIMENSIONS

8 PIN PLASTIC SSOP (UNIT: mm) (175 mil)



NOTE CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as wide as possible to minimize ground impedance (to prevent undesired operation).
- (3) Keep the wiring length of the ground pins as short as possible.
- (4) Connect a bypass capacitor (e.g. 10 000 pF) to the Vcc pin.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered in the following recommended conditions. Other soldering methods and conditions than the recommended conditions are to be consulted with our sales representatives.

 μ PB1507GV

Soldering method	Soldering conditions	Recommended condition symbol
Infrared ray reflow	Package peak temperature: 235 °C, Hour: within 30 s. (more than 210 °C), Time: 3 times, Limited days: no.*	IR35-00-3
VPS	Package peak temperature: 215 °C, Hour: within 40 s. (more than 200 °C), Time: 3 times, Limited days: no.*	VP15-00-3
Wave soldering	Soldering tub temperature: less than 260 °C, Hour: within 10 s., Time: 1 time, Limited days: no.	WS60-00-1
Pin part heating	Pin area temperature: less than 300 °C, Hour: within 3 s./pin, Limited days: no.*	

* It is the storage days after opening a dry pack, the storage conditions are 25 °C, less than 65 % RH.

Caution The combined use of soldering method is to be avoided (However, except the pin area heating method).

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).