### TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT THE PAL® CIRCUITS

SRPS059A - FEBRUARY 1984 - REVISED DECEMBER 2010

High-Performance Operation: Propagation Delay

C Suffix . . . 25 ns Max M Suffix . . . 30 ns Max

- Functionally Equivalent, but Faster Than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Register Outputs Are Set High, but Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

### description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The TIBPAL16' C series is characterized from 0°C to 75°C. The TIBPAL16' M series is characterized for operation over the full military temperature range of -55°C to 125°C.

TIBPAL16L8'
C SUFFIX ... J OR N PACKAGE
M SUFFIX ... J OR W PACKAGE
(TOP VIEW)



TIBPAL16L8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPACT is a trademark of Texas Instruments.
PAL is a registered trademark of Advanced Micro Devices Inc




# TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010


TIBPAL16R4'
C SUFFIX ... J OR N PACKAGE
M SUFFIX ... J OR W PACKAGE
(TOP VIEW)




TIBPAL16R4'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)




TIBPAL16R6'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE
(TOP VIEW)




TIBPAL16R6'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)




TIBPAL16R8'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE
(TOP VIEW)




TIBPAL16R8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)



### functional block diagrams (positive logic)







denotes fused inputs



SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010


### functional block diagrams (positive logic)





outline denotes fused inputs











### TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS059A FEBRUARY 1984 – REVISED DECEMBER 2010











## TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT* ™ *PAL*® CIRCUITS

SRPS059A FEBRUARY 1984 – REVISED DECEMBER 2010







# TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range, T <sub>sta</sub>	. −65°C to 150°C

NOTE 1: These ratings apply, except for programming pins, during a programming cycle.

### recommended operating conditions

	pply voltage		4 ===			
V <sub>IH</sub> High			4.75	5	5.25	٧
	h-level input voltage		2		5.5	V
V <sub>IL</sub> Low	v-level input voltage				8.0	V
I <sub>OH</sub> High	h-level output current				-3.2	mA
I <sub>OL</sub> Low	v-level output current				24	mA
f <sub>clock</sub> Cloc	ck frequency		0		30	MHz
t Dula	and distribution along (and Nata O)	High	10			
t <sub>w</sub> Puls	se duration, clock (see Note 2)	Low	15			ns
t <sub>su</sub> Seti	up time, input or feedback before clock↑		20			ns
t <sub>h</sub> Hold	d time, input or feedback after clock↑		0			ns
T <sub>A</sub> Ope	erating free-air temperature		0	25	75	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, fclock. The minimum pulse durations specified are for clock high or low only, but not for both simultaneously.



### TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS059A FEBRUARY 1984 – REVISED DECEMBER 2010

### electrical characteristics over recommended operating free-air temperature range

F	PARAMETER		TEST CONDITION	IS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>		$V_{CC} = 4.75 V$ ,	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>OH</sub>		$V_{CC} = 4.75 V$ ,	$I_{OH} = -3.2 \text{ mA}$		2.4	3.3		V
V <sub>OL</sub>		$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 24 \text{ mA}$			0.35	0.5	V
	Outputs	., 5.05.)/	V 07V				20	•
l <sub>ozh</sub>	I/O ports	$V_{CC} = 5.25 \text{ V},$	$V_0 = 2.7 \text{ V}$				100	μΑ
	Outputs	., 5.05.),	V 0.4V				-20	•
l <sub>OZL</sub>	I/O ports	$V_{CC} = 5.25 \text{ V},$	$V_O = 0.4 V$				-250	μΑ
II		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.5 V				0.1	mA
I <sub>IH</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V				20	μΑ
I <sub>IL</sub>		$V_{CC} = 5.25 \text{ V},$	$V_{I} = 0.4 V$				-0.25	mA
l <sub>O</sub> <sup>‡</sup>		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.25 V		-30		-125	mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.25 V,	$V_I = 0$ ,	Outputs open		75	100	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 $^{\circ}$ C.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub>				30			MHz
t <sub>pd</sub>	I, I/O	O, I/O			15	25	ns
t <sub>pd</sub>	CLK↑	Q	R1 = $500 \Omega$ ,		10	15	ns
t <sub>en</sub>	OE↓	Q	R2 = $500 \Omega$ ,		15	20	ns
t <sub>dis</sub>	OE↑	Q	See Figure 3		10	20	ns
t <sub>en</sub>	I, I/O	O, I/O			14	25	ns
t <sub>dis</sub>	I, I/O	O, I/O			13	25	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the short-circuit output current, I<sub>OS</sub>.

# TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	-55°C to 125°C
Storage temperature range, T <sub>sto</sub>	-65°C to 150°C

NOTE 1: These ratings apply, except for programming pins, during a programming cycle.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		5.5	V
V <sub>IL</sub>	Low-level input voltage				8.0	V
I <sub>OH</sub>	High-level output current				-2	mA
I <sub>OL</sub>	Low-level output current				12	mA
f <sub>clock</sub>	Clock frequency		0		25	MHz
	Dulas duration alsola (see Nata 0)	High	15			
t <sub>w</sub>	Pulse duration, clock (see Note 2)	Low	20			ns
t <sub>su</sub>	Setup time, input or feedback before clock↑		25			ns
t <sub>h</sub>	Hold time, input or feedback after clock↑		0			ns
T <sub>A</sub>	Operating free-air temperature		-55	25	125	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, fclock. The minimum pulse durations specified are for clock high or low only, but not for both simultaneously.



## TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT* ™ *PAL*® CIRCUITS

SRPS059A FEBRUARY 1984 – REVISED DECEMBER 2010

### electrical characteristics over recommended operating free-air temperature range

P	PARAMETER		TEST CONDITION	IS	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = −2 mA		2.4	3.2		V
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.25	0.4	V
	Outputs	V 55V	\/ 07\/				20	
l <sub>OZH</sub>	I/O ports	V <sub>CC</sub> = 5.5 V	$V_0 = 2.7 \text{ V}$				100	μΑ
	Outputs	V 55V	\/ 0.4\/				-20	
I <sub>OZL</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_0 = 0.4 \text{ V}$				-250	μΑ
	Pin 1, 11	V 55V	V 55V				0.2	A
I <sub>I</sub>	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V				0.1	mA
	Pin 1, 11						50	
I <sub>IH</sub>	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_{I} = 2.7 V$				100	μА
	All others						20	
	I/O ports	V 55V	V 04V				-0.25	4
I <sub>IL</sub>	All others	V <sub>CC</sub> = 5.5 V,	$V_I = 0.4 V$				-0.2	mA
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30		-250	mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V,	$V_I = 0$ ,	Outputs open		75	105	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
f <sub>max</sub>				25			MHz
t <sub>pd</sub>	I, I/O	O, I/O			15	30	ns
t <sub>pd</sub>	CLK↑	Q	R1 = 390 Ω,		10	20	ns
t <sub>en</sub>	OE↓	Q	R2 = 750 $\Omega$ ,		15	25	ns
t <sub>dis</sub>	OE↑	Q	See Figure 4		10	25	ns
t <sub>en</sub>	I, I/O	O, I/O			14	30	ns
t <sub>dis</sub>	I, I/O	O, I/O			13	30	ns

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.



<sup>&</sup>lt;sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test-equipment degradation.

SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010

### programming information


Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic also is available, upon request, from the nearest TI field sales office or local authorized TI distributor, by calling Texas Instruments at +1 (972) 644–5580, or by visiting the TI Semiconductor Home Page at www.ti.com/sc.

### preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With V<sub>CC</sub> at 5 V and Pin 1 at V<sub>IL</sub>, raise Pin 11 to V<sub>IHH</sub>.
- Step 2. Apply either  $V_{IL}$  or  $V_{IH}$  to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to  $V_{IL}$ . Preload can be verified by observing the voltage level at the output pin.



NOTE 3:  $t_d = t_{su} = t_h = 100 \text{ ns to } 1000 \text{ ns V}_{IHH} = 10.25 \text{ V to } 10.75 \text{ V}$ 


Figure 1. Preload Waveforms

### TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M .OW-POWER HIGH-PERFORMANCÉ *IMPACT* ™ *PAL*® CIRCUITS

SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010

### power-up reset (see Figure 2)

Following power up, all registers are set high. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V<sub>CC</sub> be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.


Figure 2. Power-Up Reset Waveforms




<sup>&</sup>lt;sup>‡</sup> This is the setup time for input or feedback.

SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010

#### PARAMETER MEASUREMENT INFORMATION



#### **LOAD CIRCUIT FOR 3-STATE OUTPUTS**




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq 1$  MHz,  $t_{r}$  =  $t_{f} \leq 2$  ns, duty cycle = 50%
  - D. When measuring propagation delay times of 3-state outputs from low to high, switch S1 is closed. When measuring propagation delay times of 3-state outputs from high to low, switch S1 is open.
  - E. Equivalent loads may be used for testing.

Figure 3. Load Circuit and Voltage Waveforms




SRPS059A FEBRUARY 1984 - REVISED DECEMBER 2010

#### PARAMETER MEASUREMENT INFORMATION



#### LOAD CIRCUIT FOR 3-STATE OUTPUTS



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_r = t_f \leq$  2 ns, duty cycle = 50%
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

Figure 4. Load Circuit and Voltage Waveforms





www.ti.com 18-May-2023

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-85155052A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155052A TIBPAL16 L8-30MFKB	Samples
5962-8515505RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515505RA TIBPAL16L8-30M JB	Samples
5962-8515505SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515505SA TIBPAL16L8-30M WB	Samples
5962-85155062A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155062A TIBPAL16 R8-30MFKB	Samples
5962-8515506RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515506RA TIBPAL16R8-30M JB	Samples
5962-8515506SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515506SA TIBPAL16R8-30M WB	Samples
5962-85155072A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155072A TIBPAL16 R6-30MFKB	Samples
5962-8515507RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515507RA TIBPAL16R6-30M JB	Samples
5962-85155082A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155082A TIBPAL16 R4-30MFKB	Samples
5962-8515508RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515508RA TIBPAL16R4-30M JB	Samples
5962-8515508SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515508SA TIBPAL16R4-30M	Samples





18-May-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/50605BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	WB JM38510/ 50605BRA	Samples
JM38510/50606BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 50606BRA	Samples
JM38510/50608BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 50608BRA	Samples
M38510/50605BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 50605BRA	Samples
M38510/50606BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 50606BRA	Samples
M38510/50608BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 50608BRA	Samples
TIBPAL16L8-30MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155052A TIBPAL16 L8-30MFKB	Samples
TIBPAL16L8-30MJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TIBPAL16L8-30M J	Samples
TIBPAL16L8-30MJB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515505RA TIBPAL16L8-30M JB	Samples
TIBPAL16L8-30MWB	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515505SA TIBPAL16L8-30M WB	Samples
TIBPAL16R4-30MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155082A TIBPAL16 R4-30MFKB	Samples
TIBPAL16R4-30MJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TIBPAL16R4-30M J	Samples
TIBPAL16R4-30MJB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515508RA TIBPAL16R4-30M JB	Samples
TIBPAL16R4-30MWB	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515508SA TIBPAL16R4-30M WB	Samples



www.ti.com 18-May-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TIBPAL16R6-30MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155072A TIBPAL16 R6-30MFKB	Samples
TIBPAL16R6-30MJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TIBPAL16R6-30M J	Samples
TIBPAL16R6-30MJB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515507RA TIBPAL16R6-30M JB	Samples
TIBPAL16R8-30MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 85155062A TIBPAL16 R8-30MFKB	Samples
TIBPAL16R8-30MJB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515506RA TIBPAL16R8-30M JB	Samples
TIBPAL16R8-30MWB	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515506SA TIBPAL16R8-30M WB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 18-May-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 10-Mar-2022

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-85155052A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8515505SA	W	CFP	20	1	506.98	26.16	6220	NA
5962-85155062A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8515506SA	W	CFP	20	1	506.98	26.16	6220	NA
5962-85155072A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-85155082A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8515508SA	W	CFP	20	1	506.98	26.16	6220	NA
TIBPAL16L8-30MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TIBPAL16L8-30MWB	W	CFP	20	1	506.98	26.16	6220	NA
TIBPAL16R4-30MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TIBPAL16R4-30MWB	W	CFP	20	1	506.98	26.16	6220	NA
TIBPAL16R6-30MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TIBPAL16R8-30MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TIBPAL16R8-30MWB	W	CFP	20	1	506.98	26.16	6220	NA

#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

### W (R-GDFP-F20)

### CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated