



2 ch DC/DC Converter IC with PFM/PWM Synchronous Rectification

Description

The MB39C007 is a current mode type 2-channel DC/DC converter IC built-in voltage detection, synchronous rectifier, and down conversion support. The device is integrated with a switching FET, oscillator, error amplifier, PFM/PWM control circuit, reference voltage source, and voltage detection circuit. The external inductor and de-coupling capacitor are needed only for the external component.MB39C007 is small, achieve a highly effective DC/DC converter in the full load range. This device is suitable as the built-in power supply for handheld equipment such as mobile phones/PDA, DVDs, and HDDs.

Features

■ High efficiency: 96% (Max)

■ Low current consumption: 30 µA (At PFM/ch)

Output current: 800 mA/ch (Max)
 Input voltage range: 2.5 V to 5.5 V
 Operating frequency: 2.0 MHz (Typ)

■ Built-in PWM operation fixed function

■ No flyback diode needed

■ Low dropout operation: For 100% on duty

■ Built-in high-precision reference voltage generator: 1.30 V ± 2%

■ Consumption current in shutdown mode: 1 µA or less

 \blacksquare Built-in switching FET: P-ch MOS 0.3 Ω (Typ), N-ch MOS 0.2 Ω (Typ)

■ High speed for input and load transient response in the current mode

■ Over-temperature protection

■ Packaged in a compact package: QFN-24

Applications

- Flash ROMs
- MP3 players
- Electronic dictionary devices
- Surveillance cameras
- Portable GPS navigators
- DVD drives
- IP phones
- Network hubs
- Mobile phones etc.

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised February 16, 2017




Contents

Description	1
Features	1
Applications	1
1. Pin Assignment	3
2. Pin Descriptions	4
3. I/O Pin Equivalent Circuit Diagram	5
4. Block Diagram	6
4.1 Current mode	7
5. Function Of Each Block	8
6. Absolute Maximum Ratings	10
7. Recommended Operating Conditions	11
8. Electrical Characteristics	12
9. Test Circuit for Measuring Typical Operating	
Characteristics	14
10. Application Notes	15
10.1 Selection of Components	15
10.2 Output voltage setting	16
10.3 About Conversion Efficiency	17
10.4 Power Dissipation and Heat	
Considerations	17
10.5 XPOR Threshold Voltage Setting [VPORH,	
VPORL]	18
10.6 Transient Response	19

11. Example Of Standard Operation					
Characteristics	21				
11.1 Characteristics CH1					
11.2 Switching Waveform	29				
11.3 Output Waveforms at Sudden Load Changes 3					
11.4 CTL Start-up Waveform					
11.5 CTL Stop Waveform	33				
11.6 Current Limitation Waveform	33				
11.7 Voltage Detection Waveform	34				
11.8 Waveform of Dynamic Output Voltage					
Transition (VO1 1.8 V $\leftarrow \rightarrow$ 2.5 V)	34				
12. Application Circuit Examples	35				
12.1 Application Circuit Example 1	35				
12.2 Application Circuit Example 2	36				
12.3 Application Circuit Example Components List 3	37				
13. Usage Precautions	38				
14. Ordering Information	38				
15. RoHS Compliance Information	38				
16. Package Dimension	39				
Document History	40				
Sales, Solutions, and Legal Information					



1. Pin Assignment






2. Pin Descriptions

Pin No.	Pin Name	I/O	Description	
1	CTLP	I	Voltage detection circuit block control input pin. (L : Voltage detection function stop , H : Normal operation)	
2, 3	CTL2, CTL1	1	DC/DC converter block control input pins. (L : Shut down , H : Normal operation)	
4	AGND	-	Control block ground pin.	
5	AVDD	-	Control block power supply pin.	
6	VREF	0	Reference voltage output pin.	
7	VDET	I	Voltage detection input pin.	
8, 23	VREFIN1, VREFIN2	I	Error amplifier (Error Amp) non-inverted input pins.	
9, 22	MODE1, MODE2	1	Operation mode switch pins. (L : PFM/PWM mode , OPEN : PWM mode)	
10, 21	OUT1, OUT2	I	Output voltage feedback pins.	
11, 12	DVDD1		Drive block power supply pins.	
19, 20	DVDD2] -	Drive block power supply pins.	
13, 18	LX1, LX2	0	Inductor connection output pins. High impedance during shut down.	
14, 15	DGND1		Drive block ground pine	
16, 17	DGND2] -	Drive block ground pins.	
24	XPOR	0	VDET circuit output pin. Connected to an N-ch MOS open drain circuit.	




3. I/O Pin Equivalent Circuit Diagram






4. Block Diagram





4.1 Current Mode

- Original voltage mode type: Stabilize the output voltage by comparing two items below and on-duty control.
 - □ Voltage (V_C) obtained through negative feedback of the output voltage by Error Amp
 - ☐ Reference triangular wave (V_{TRI})
- Current mode type: Instead of the triangular wave (V_{TRI}), the voltage (V_{IDET}) obtained through I-V conversion of the sum of currents that flow in the oscillator (rectangular wave generation circuit) and SW FET is used. Stabilize the output voltage by comparing two items below and on-duty control.
 - □ Voltage (V_C) obtained through negative feedback of the output voltage by Error Amp
 - □ Voltage (V_{IDET}) obtained through I-V conversion of the sum of current that flow in the oscillator (rectangular wave generation circuit) and SW FET



Document Number: 002-08228 Rev. *B



5. Function of Each Block

■ PFM/PWM Logic control circuit

In normal operation, frequency (2.0 MHz) which is set by the built-in oscillator (square wave oscillation circuit) controls the built-in P-ch MOS FET and N-ch MOS FET for the synchronous rectification operation. In the light load mode, the intermittent (PFM) operation is executed.

This circuit protects against pass-through current caused by synchronous rectification and against reverse current caused in a non-successive operation mode.

■ I_{OUT} Comparator circuit

This circuit detects the current (I_{LX}) which flows to the external inductor from the built-in P-ch MOS FET. By comparing V_{IDET} obtained through I-V conversion of peak current I_{PK} of I_{LX} with the Error Amp output, the built-in P-ch MOS FET is turned off via the PFM/PWM Logic Control circuit.

■ Error Amp phase compensation circuit

This circuit compares the output voltage to reference voltages such as VREF. This IC has a built-in phase compensation circuit that is designed to optimize the operation of this IC.

This needs neither to be considered nor addition of a phase compensation circuit and an external phase compensation device.


■ VREF circuit

A high accuracy reference voltage is generated with BGR (bandgap reference) circuit. The output voltage is 1.30 V (Typ).

■ Voltage Detection (VDET) circuit

The voltage detection circuit monitors the VDET pin voltage. Normally, use the XPOR pin through pull-up with an external resistor. When the VDET pin voltage reaches 0.6 V, it reaches the H level.





■ Protection circuit

This IC has a built-in over-temperature protection circuit. The over-temperature protection circuit turns off both N-ch and P-ch switching FETs when the junction temperature reaches + 135°C. When the junction temperature comes down to + 110°C, the switching FET is returned to the normal operation. Since the PFM/PWM control circuit of this IC is in the control method in current mode, the current peak value is also monitored and controlled as required.



■ Function Table

Input			Output					
CTL1	CTL2	CTLP	MODE	CH1 function	CH2 function	VDET func- tion	VREF func- tion	Switching operation
	L		[1]	Stopped				
Н	L			Operation	Stopped			
L	Н	L		Stopped	Operation	Stopped		
H	1			Oper	ation			
ı	_		L	Stop	ped			PFM/PWM mode
Н	L	Н		Operation	Stopped	Operation		
L	Н			Stopped	Operation			
	Н				Operation		1.3 V	
Н	L			Operation	Stopped		output	
L	Н	L		Stopped	Operation	Stopped		
H	1			Oper	ation			
ı	_		Open	Stop	ped			PWM fixed mode
Н	L	Н		Operation	Stopped	Operation		
L	Н			Stopped	Operation			
[4]	Н				Operation			

[1] : Don't care



6. Absolute Maximum Ratings

Davameter	Cumbal	Condition	Rat	ting	Unit
Parameter	Symbol	Condition	Min	Max	Unit
Power supply voltage	V _{DD}	AVDD = DVDD1 = DVDD2	-0.3	+6.0	V
		OUT1, OUT2 pins	-0.3	V _{DD} + 0.3	
Signal input voltage	V _{ISIG}	CTLP, CTL1, CTL2, MODE1, MODE2 pins	-0.3	V _{DD} + 0.3	V
	10.0	VREFIN1, VREFIN2 pins	-0.3	V _{DD} + 0.3	1
		VDET pin	-0.3	V _{DD} + 0.3	
XPOR pull-up voltage	V _{IXPOR}	XPOR pin	-0.3	+6.0	V
LX voltage	V _{LX}	LX1, LX2 pins	-0.3	V _{DD} + 0.3	V
LX Peak current	I _{PK}	The upper limit value of I_{LX1} and I_{LX2}	-	1.8	А
				3125 ^{[1],[2],[3]}	101
D " ' "		Ta ≤ +25°C	-	1563 ^{[1],[2],[4]}	mW
Power dissipation	P_{D}	T 0500	-	1250 ^{[1],[2],[3]}	101
		Ta = +85°C	-	625 ^{[1],[2],[4]}	mW
Operating ambient temperature	Та	-	-40	+85	°C
Storage temperature	T _{STG}	-	- 55	+125	°C

^{[1]:} See the diagram of "Example of Standard Operation Characteristics". Power dissipation vs. Operating ambient temperature for the package power dissipation of Ta from + 25°C to + 85°C.

[3]: C is mounted on a four-layer epoxy board, which has thermal via, and the IC's thermal pad is connected to the epoxy board (Thermal via is 9 holes)

[4]: IC is mounted on a four-layer epoxy board, which has no thermal via, and the IC's thermal pad is connected to the epoxy board.

Notes:

- The use of negative voltages below 0.3 V to the AGND, DGND1, and DGND2 pin may create parasitic transistors on LSI lines, which can cause abnormal operation.
- This device can be damaged if the LX1 pin and LX2 pin are short-circuited to AVDD and DVDD1/DVDD2, or AGND and DGND1/DGND2.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{[2] :} When mounted on a four-layer epoxy board of 11.7 cm \times 8.4 cm



Recommended Operating Conditions

Parameter	Symbol	Condition				Unit
Parameter	Symbol	Symbol Condition –		Тур	Max	Unit
Power supply voltage	V _{DD}	AVDD = DVDD1 = DVDD2	2.5	3.7	5.5	V
VREFIN voltage	V _{REFIN}	-	0.15	-	1.30	V
CTL voltage	V _{CTL}	CTLP, CTL1, CTL2 pins	0	-	5.0	V
LX current	I _{LX}	I _{LX1} , I _{LX2}	-	-	800	mA
VREF output current	I _{ROUT}	2.5 V ≤ AVDD = DVDD1 = DVDD2 < 3.0 V	-	-	0.5	A
		3.0 V ≤ AVDD = DVDD1 = DVDD2 ≤ 5.5 V	-	-	1	mA
XPOR current	I _{POR}	-	-	-	1	mA
Inductor value	L	-	-	2.2	-	μН

Note: The output current from this device has a situation to decrease if the power supply voltage (V_{IN}) and the DC/DC converter output voltage (V_{OUT}) differ only by a small amount. This is a result of slope compensation and will not damage this device.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



8. Electrical Characteristics

 $(Ta = +25^{\circ}C, \, AVDD = DVDD1 = DVDD2 = 3.7 \,\, V, \,\, VOUT1/VOUT2 \,\, setting \,\, value = 2.5 \,\, V, \,\, MODE1/MODE2 = 0 \,\, V)$

Parameter		Sym-	Din No	Condition	Value			Unit
	Parameter	bol	Pin No.	Condition	Min	Тур	Max	Unit
	Input current	I _{REFIN}	8, 23	VREFIN = 0.15 V to 1.3 V	– 100	0	+ 100	nA
	Output voltage	V _{OUT}		VREFIN = 0.833 V, OUT = -100 mA	2.45	2.50	2.55	V
	Input stability	LINE	10, 21	2.5 V ≤ AVDD = DVDD1 = DVDD2 ≤ 5.5 V ^[2]	-	-	10	mV
	Load stability	LOAD		-100 mA ≥ OUT ≥ -800 mA	-	-	10	mV
	OUT pin input impedance	R _{OUT}		OUT = 2.0 V	0.6	1.0	1.5	МΩ
	LX Peak current	I _{PK}		Output shorted to GND	0.9	1.2	1.7	Α
DC/DC	PFM/PWM switch current	I _{MSW}	13, 18	-	-	30	-	mA
converter block	Oscillation frequency	fosc		-	1.6	2.0	2.4	MHz
	Rise delay time	t _{PG}	2, 3, 10, 21	C1/C2 = 4.7 μ F, OUT = 0 A, OUT1/OUT2 : 0 \rightarrow 90% V _{OUT}	-	45	80	μs
	SW NMOS-FET OFF voltage	V _{NOFF}	13, 18	-	-	- 10 ^[1]	-	mV
	SW PMOS-FET ON resistance	R _{ONP}		LX1/LX2 = -100 mA	-	0.30	0.48	Ω
	SW NMOS-FET ON resistance	R _{ONN}		LX1/LX2 = -100 mA	-	0.20	0.42	Ω
	LVII	I _{LEAKM}		$0 \le LX \le V_{DD}^{[3]}$	- 1.0	-	+ 8.0	μΑ
	LX leak current	I _{LEAKH}		$VDD = 5.5 \text{ V}, \ 0 \le LX \le V_{DD}^{[3]}$	- 2.0	-	+ 16.0	μΑ
	Overheating protection	T _{OTPH}	_		+ 120 ^[1]	+ 135 ^[1]	+ 160 ^[1]	°C
Protection	(Junction Temp.)	T _{OTPL}	_	-	+ 95 ^[1]	+ 110 ^[1]	+ 125 ^[1]	°C
circuit block	UVLO threshold	V _{THHUV}	5, 11,		2.17	2.30	2.43	V
	voltage	V_{THLUV}	12, 19,	-	2.03	2.15	2.27	V
	UVLO hysteresis width	V _{HYSUV}	20	-	0.08	0.15	0.25	V
	XPOR threshold	V_{THHPR}			575	600	625	mV
Voltage	voltage	V _{THLPR}	7		558	583	608	mV
detection	XPOR hysteresis width	V_{HYSPR}		-	-	17	-	mV
circuit block	XPOR output voltage	V _{OL}	24	$XPOR = 25 \mu A$	-	-	0.1	V
	XPOR output current	I _{OH}	2-7	XPOR = 5.5 V	-	-	1.0	μΑ

^{[1]:} This value is not be specified. This should be used as a reference to support designing the circuits.



(Ta = +25°C, AVDD = DVDD1 = DVDD2 = 3.7 V, VOUT1/VOUT2 setting value = 2.5 V, MODE1/MODE2 = 0 V)

Parameter		Symbol	Pin No.	Condition	Value			Unit
		Symbol	Pin No.	Condition	Min	Тур	Max	Unit
	CTL threshold voltage	V _{THHCT}		-	0.55	0.95	1.45	V
Control block	CTL tilleshold voltage	V _{THLCT}	1, 2, 3	-	0.40	0.80	1.30	V
	CTL pin input current	I _{ICTL}	, _, _,	0 V ≤ CTLP/CTL1/CTL2 ≤ 3.7 V	1	-	1.0	μΑ
Reference	VREF voltage	V _{REF}	6	VREF = 0 A	1.274	1.300	1.326	V
voltage block	VREF Load stability	L _{OADREF}	0	VREF = -1.0 mA	-	-	20	mV
	Shut down power supply	I _{VDD1}		CTLP/CTL1/CTL2 = 0 V, State of all circuits OFF ^[4]	-	-	1.0	μА
	current	I _{VDD1H}		CTLP/CTL1/CTL2 = 0 V, V _{DD} = 5.5 V, State of all circuits OFF ^[4]	-	-	1.0	μА
	Power supply current at DC/DC operation 1 (PFM mode) Power supply current at DC/DC operation 2 (PWM mode)	I _{VDD21}		1. CTLP = 0 V,CTL1 = 3.7 V, CTL2 = 0 V 2. CTLP = 0 V, CTL1 = 0 V, CTL2 = 3.7 V, OUT = 0 A	-	30	48	μА
		I _{VDD22}		CTLP = 0 V, CTL1/CTL2 = 3.7 V, OUT = 0 A	-	50	80	μΑ
General		I _{VDD31}	5, 11, 12, 19, 20	1. CTLP = 0 V, CTL1 = 3.7 V, CTL2 = 0 V, MODE1/ MODE2 = OPEN 2. CTLP = 0 V, CTL1 = 0 V, CTL2 = 3.7 V, MODE1/ MODE2 = OPEN, OUT = 0 A	-	3.5	10.0	mA
		I _{VDD32}		CTLP = 0 V, CTL1/CTL2 = 3.7 V, MODE1/MODE2 = OPEN, OUT = 0 A	-	7.0	20.0	mA
	Power supply current (voltage detection mode)	I _{VDD5}		CTLP = 3.7 V, CTL1/CTL2 = 0 V	-	15	24	μΑ
	Power-on invalid current	I _{VDD}		1. CTL1 = 3.7 V, CTL2 = 0 V 2. CTL1 = 0 V, CTL2 = 3.7 V, VOUT1/VOUT2 = 90%, OUT = 0 A ^[5]	-	1000	2000	μА

^{[2] :} The minimum value of AVDD = DVDD1 = DVDD2 is the 2.5 V or V_{OUT} setting value + 0.6 V, whichever is higher.


^{[3]:} The + leak at the LX1 pin and LX2 pin includes the current of the internal circuit.

^{[4]:} Sum of the current flowing into the AVDD, the DVDD1, and the DVDD2 pins.

^{[5]:} Current consumption based on 100% ON-duty (High side FET in full ON state). The SW FET gate drive current is not included because the device is in full ON state (no switching operation). Also the load current is not included.



9. Test Circuit for Measuring Typical Operating Characteristics



Component	Specification	Vendor	Part Number	Remarks
R1	1 ΜΩ	KOA	RK73G1JTTD D 1 MΩ	
R3-1 R3-2	20 kΩ 150 kΩ	SSM SSM	RR0816-203-D RR0816-154-D	VOUT1/VOUT2 = 2.5 V
R4	300 kΩ	SSM	RR0816-304-D	— Setting
R5	510 kΩ	KOA	RK73G1JTTD D 510 kΩ	
R6	100 kΩ	SSM	RR0816-104-D	
C1	4.7 μF	TDK	C2012JB1A475K	
C2	4.7 μF	TDK	C2012JB1A475K	
C3	0.1 μF	TDK	C1608JB1E104K	
C6	0.1 μF	TDK	C1608JB1H104K	For adjusting slow start time
L1	2.2 μΗ	TDK	VLF4012AT-2R2M	

Note: These components are recommended based on the operating tests authorized.

TDK: TDK Corporation SSM: SUSUMU Co., Ltd KOA: KOA Corporation



10. Application Notes

10.1 Selection of Components

10.1.1 Selection of an External Inductor

Basically it dose not need to design inductor. This IC is designed to operate efficiently with a 2.2 µH external inductor.

The inductor should be rated for a saturation current higher than the LX peak current value during normal operating conditions, and should have a minimal DC resistance. (100 m Ω or less is recommended.)

LX peak current value I_{PK} is obtained by the following formula.

$$I_{PK} = I_{OUT} + \ \frac{V_{IN} - V_{OUT}}{L} \quad \times \quad \frac{D}{fosc} \quad \times \quad \frac{1}{2} \\ = I_{OUT} + \ \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times fosc \times V_{IN}}$$

L: External inductor value

I_{OUT}: Load current

V_{IN} : Power supply voltage V_{OUT} : Output setting voltage

D : ON-duty to be switched (= V_{OUT}/V_{IN}) fosc : Switching frequency (2.0 MHz)

For Example:

When $V_{IN}=3.7$ V, $V_{OUT}=2.5$ V, $I_{OUT}=0.8$ A, $L=2.2~\mu H$, fosc = 2.0 MHz The maximum peak current value I_{PK} is obtained by the following formula.

$$I_{PK} = I_{OUT} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times fosc \times V_{IN}} = 0.8 \text{ A} + \frac{(3.7 \text{ V} - 2.5 \text{ V}) \times 2.5 \text{ V}}{2 \times 2.2 \,\mu\text{H} \times 2.0 \text{ MHz} \times 3.7 \text{ V}} \approx 0.89 \text{ A}$$

10.1.2 I/O Capacitor Selection

- Select a low equivalent series resistance (ESR) for the VDD input capacitor to suppress dissipation from ripple currents.
- Also select a low equivalent series resistance (ESR) for the output capacitor. The variation in the inductor current causes ripple currents on the output capacitor which, in turn, causes ripple voltages an output equal to the amount of variation multiplied by the ESR value. The output capacitor value has a significant impact on the operating stability of the device when used as a DC/DC converter. Therefore, Cypress Semiconductor generally recommends a 4.7 μF capacitor, or a larger capacitor value can be used if ripple voltages are not suitable. If the V_{IN}/V_{OUT} voltage difference is within 0.6 V, the use of a 10 μF output capacitor value is recommended.
- Types of capacitors

Ceramic capacitors are effective for reducing the ESR and afford smaller DC/DC converter circuit. However, power supply functions as a heat generator, therefore avoid to use capacitor with the F-temperature rating (-80% to +20%). Cypress Semiconductor recommends capacitors with the B-temperature rating ($\pm 10\%$ to $\pm 20\%$). Normal electrolytic capacitors are not recommended due to their high ESR.

Tantalum capacitor will reduce ESR, however, it is dangerous to use because it turns into short mode when damaged. If you insist on using a tantalum capacitor, Cypress Semiconductor recommends the type with an internal fuse.




10.2 Output Voltage Setting

The output voltage V_{OUT} (V_{OUT1} or V_{OUT2}) of this IC is defined by the voltage input to VREFIN (VREFIN1 or VREFIN2). Supply the voltage for inputting to VREFIN from an external power supply, or set the VREF output by dividing it with resistors. The output voltage when the VREFIN voltage is set by dividing the VREF voltage with resistors is obtained by the following formula.

$$V_{OUT} = 2.97 \times V_{REFIN}, \quad V_{REFIN} = \frac{R2}{R1 + R2} \times V_{REF}$$

$$(V_{REF} = 1.30 \text{ V})$$



Note: Refer to "Application Circuit Examples" for the an example of this circuit.

Although the output voltage is defined according to the dividing ratio of resistance, select the resistance value so that the current flowing through the resistance does not exceed the VREF current rating (1 mA).

Document Number: 002-08228 Rev. *B



10.3 About Conversion Efficiency

The conversion efficiency can be improved by reducing the loss of the DC/DC converter circuit.

The total loss (P_{LOSS}) of the DC/DC converter is roughly divided as follows:

 $P_{LOSS} = P_{CONT} + P_{SW} + P_{C}$

P_{CONT}: Control system circuit loss (The power used for this IC to operate, including the gate driving power

for internal SW FETs)

P_{SW} : Switching loss (The loss caused during switching of the IC's internal SW FETs)

P_C : Continuity loss (The loss caused when currents flow through the IC's internal SW FETs and

external circuits)

The IC's control circuit loss (P_{CONT}) is extremely small, less than 100 mW* (with no load).

As the IC contains FETs which can switch faster with less power, the continuity loss (P_C) is more predominant as the loss during heavy-load operation than the control circuit loss (P_{CONT}) and switching loss (P_{SW}).

Furthermore, the continuity loss (P_C) is divided roughly into the loss by internal SW FET ON-resistance and by external inductor series resistance.

$$P_C = I_{OUT}^2 \times (RDC + D \times R_{ONP} + (1 - D) \times R_{ONN})$$

D : Switching ON-duty cycle (= V_{OUT} / V_{IN}) R_{ONP} : Internal P-ch SW FET ON resistance R_{ONN} : Internal N-ch SW FET ON resistance RDC : External inductor series resistance

IOUT : Load current

The above formula indicates that it is important to reduce RDC as much as possible to improve efficiency by selecting components.

 * : The loss in the successive operation mode. This IC suppresses the loss in order to execute the PFM operation in the low load mode (less than 100 μ A in no load mode). Mode is changed by the current peak value I_{PK} which flows into switching FET. The threshold value is about 30 mA.

10.4 Power Dissipation and Heat Considerations

The IC is so efficient that no consideration is required in most cases. However, if the IC is used at a low power supply voltage, heavy load, high output voltage, or high temperature, it requires further consideration for higher efficiency.

The internal loss (P) is roughly obtained from the following formula:

$$P = I_{OUT}^{2} \times (D \times R_{ONP} + (1 - D) \times R_{ONN})$$

 $\begin{array}{ll} D & : Switching \ ON-duty \ cycle \ (\ = \ V_{OUT} \ / \ V_{IN}) \\ R_{ONP} & : Internal \ P-ch \ SW \ FET \ ON \ resistance \\ R_{ONN} & : Internal \ N-ch \ SW \ FET \ ON \ resistance \\ \end{array}$

I_{OUT} : Output current

The loss expressed by the above formula is mainly continuity loss. The internal loss includes the switching loss and the control circuit loss as well but they are so small compared to the continuity loss they can be ignored.

In this IC with R_{ONP} greater than R_{ONN}, the larger the on-duty cycle, the greater the loss.

When assuming $V_{IN}=3.7~V$, $T_{IN}=4.70~C$, for example, $R_{ONP}=0.36~\Omega$ and $R_{ONN}=0.30~\Omega$ according to the graph "MOS FET ON" resistance vs. Operating ambient temperature". The IC's internal loss P is 123 mW at

 $V_{OUT} = 2.5 \text{ V}$ and $I_{OUT} = 0.6 \text{ A}$. According to the graph "Power dissipation vs. Operating ambient temperature", the power dissipation at an operating ambient temperature Ta of $+70^{\circ}\text{C}$ is 300 mW and the internal loss is smaller than the power dissipation.



10.5 XPOR Threshold Voltage Setting [V_{PORH}, V_{PORL}]

Set the detection voltage by applying voltage to the VDET pin via an external resistor calculated according to this formula.

$$V_{PORH} = \frac{R3 + R4}{R4} \times V_{THHPR}$$

$$V_{PORL} = \frac{R3 + R4}{R4} \times V_{THLPR}$$

$$V_{THHPR} = 0.600 V$$

$$V_{THLPR} = 0.583 V$$


■ Example for setting detection voltage to 3.7 V

$$R3=510\;k\Omega$$

$$R4 = 100 \text{ k}\Omega$$

$$V_{PORH} = \frac{510 \text{ k}\Omega + 100 \text{ k}\Omega}{100 \text{ k}\Omega} \times 0.600 = 3.66 \approx 3.7 \text{ [V]}$$

$$V_{PORL} = \frac{510 \text{ k}\Omega + 100 \text{ k}\Omega}{100 \text{ k}\Omega} \times 0.583 = 3.56 \approx 3.6 \text{ [V]}$$





10.6 Transient Response

Normally, I_{OUT} is suddenly changed while V_{IN} and V_{OUT} are maintained constant, responsiveness including the response time and overshoot/undershoot voltage is checked. As this IC has built-in Error Amp with an optimized design, it shows good transient response characteristics. However, if ringing upon sudden change of the load is high due to the operating conditions, add capacitor C6 (For exmple. $0.1\,\mu\text{F}$). (Since this capacitor C6 changes the start time, check the start waveform as well.) This action is not required for DAC input.


10.7 Board Layout, Design Example

The board layout needs to be designed to ensure the stable operation of this IC. Follow the procedure below for designing the layout.

- Arrange the input capacitor (Cin) as close as possible to both the VDD and GND pins. Make a through-hole (TH) near the pins of this capacitor if the board has planes for power and GND.
- Large AC currents flow between this IC and the input capacitor (Cin), output capacitor (Co), and external inductor (L). Group these components as close as possible to this IC to reduce the overall loop area occupied by this group. Also try to mount these components on the same surface and arrange wiring without through-hole wiring. Use thick, short, and straight routes to wire the net (The layout by planes is recommended.).
- Arrange a bypass capacitor for AVDD as close as possible to both the AVDD and AGND pins. Make a through-hole (TH) near the pins of this capacitor if the board has planes for power and GND.
- The feedback wiring to the OUT should be wired from the voltage output pin closest to the output capacitor (Co). The OUT pin is extremely sensitive and should thus be kept wired away from the LX1 pin and LX2 pin of this IC as far as possible.
- If applying voltage to the VREFIN1/VREFIN2 pins through dividing resistors, arrange the resistors so that the wiring can be kept as short as possible. Also arrange them so that the GND pin of VREFIN1/VREFIN2 resistor is close to the IC's AGND pin. Further, provide a GND exclusively for the control line so that the resistor can be connected via a path that does not carry current. If installing a bypass capacitor for the VREFIN, put it close to the VREFIN pin.
- If applying voltage to the VDET pin through dividing resistors, arrange the resistors so that the wiring can be kept as short as possible. Also arrange so that the GND pin of the VDET resistor is close to the IC's AGND pin. Further, provide a GND exclusively for the control line so that the resistor can be connected via a path that does not carry current.
- Try to make a GND plane on the surface to which this IC will be mounted. For efficient heat dissipation when using the QFN-24 package, Cypress Semiconductor recommends providing a thermal via in the footprint of the thermal pad.



Example of arranging IC SW system parts



10.7.1 Notes for Circuit Design


The switching operation of this IC works by monitoring and controlling the peak current which, incidentally, serves as a form of short-circuit protection. However, do not leave the output short-circuited for long periods of time. If the output is short-circuited where $V_{\text{IN}} < 2.9 \text{ V}$, the current limit value (peak current to the inductor) tends to rise. Leaving in the short-circuit state, the temperature of this IC will continue rising and activate the thermal protection. Once the thermal protection stops the output, the temperature of the IC will go down and operation will be restarted, after which the output will repeat the starting and stopping. Although this effect will not destroy the IC, the thermal exposure to the IC over prolonged hours may affect the peripherals surrounding it.




11. Example of Standard Operation Characteristics

(Following is an example of characteristics for connection according to "Test Circuit for Measuring Typical Operating Characteristics".)


11.1 Characteristics CH1








































11.2 Switching Waveform






11.3 Output Waveforms at Sudden Load Changes






11.4 CTL Start-up Waveform











11.5 CTL Stop Waveform




11.6 Current Limitation Waveform






11.7 Voltage Detection Waveform



11.8 Waveform of Dynamic Output Voltage Transition (V_{O1} 1.8 $V \leftarrow \rightarrow$ 2.5 V)






12. Application Circuit Examples

12.1 Application Circuit Example 1


An external voltage is input to the reference voltage external input (VREFIN1, VREFIN2), and the V_{OUT} voltage is set to 2.97 times the V_{OUT} setting gain.





12.2 Application Circuit Example 2

The voltage of VREF pin is input to the reference voltage external input (VREFIN1, VREFIN2) by dividing resistors. The V_{OUT1} voltage is set to 2.5 V and V_{OUT2} voltage is set to 1.8 V.





12.3 Application Circuit Example Components List

Component	Item	Part Number	Specification	Package	Vendor
L1	Inductor	VLF4012AT-2R2M	$2.2~\mu\text{H},~\text{RDC}=76~\text{m}\Omega$	SMD	TDK
	muuctoi	MIPW3226D2R2M	$2.2~\mu\text{H},~\text{RDC} = 100~\text{m}\Omega$	SMD	FDK
L2	Inductor	VLF4012AT-2R2M	$2.2~\mu\text{H},~\text{RDC}=76~\text{m}\Omega$	SMD	TDK
L2	muuctoi	MIPW3226D2R2M	$2.2~\mu\text{H},~\text{RDC} = 100~\text{m}\Omega$	SMD	FDK
C1	Ceramic capacitor	C2012JB1A475K	4.7 μF (10 V)	2012	TDK
C2	Ceramic capacitor	C2012JB1A475K	4.7 μF (10 V)	2012	TDK
C3	Ceramic capacitor	C2012JB1A475K	4.7 μF (10 V)	2012	TDK
C4	Ceramic capacitor	C2012JB1A475K	4.7 μF (10 V)	2012	TDK
C5	Ceramic capacitor	C1608JB1E104K	0.1 μF (50 V)	2012	TDK
R1	Resistor	RK73G1JTTD D 13 k Ω RK73G1JTTD D 150 k Ω	13 kΩ 150 kΩ	1608 1608	KOA KOA
R2	Resistor	RK73G1JTTD D 300 kΩ	300 kΩ	1608	KOA
R5	Resistor	RK73G1JTTD D 13 k Ω RK73G1JTTD D 330 k Ω	13 kΩ 330 kΩ	1608 1608	KOA KOA
R6	Resistor	RK73G1JTTD D 300 kΩ	300 kΩ	1608	KOA
R7	Resistor	RK73G1JTTD D 1 MΩ	$1~\text{M}\Omega\pm0.5\%$	1608	KOA
R8	Resistor	RK73G1JTTD D 1 MΩ	$1~\text{M}\Omega\pm0.5\%$	1608	KOA

TDK : TDK Corporation FDK : FDK Corporation KOA : KOA Corporation



13. Usage Precautions

1. Do not configure the IC over the Maximum Ratings

If the IC is used over the maximum ratings, the LSI may be permanently damaged. It is preferable for the device to normally operate within the recommended usage conditions. Usage outside of these conditions adversely affect the reliability of the LSI.

2. Use the devices within recommended operating conditions

The recommended operating conditions are the conditions under which the LSI is guaranteed to operate. The electrical ratings are guaranteed when the device is used within the recommended operating conditions and under the conditions stated for each item.

3. Printed circuit board ground lines should be set up with consideration for common impedance

4. Take appropriate static electricity measures

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.

5. Do not apply negative voltages

The use of negative voltages below -0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.

14. Ordering Information

Part number	Package	Remarks
MB39C007WQN	24-pin plastic QFN (WNN024)	-


15. RoHS Compliance Information

The LSI products of Cypress Semiconductor with "E1" are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).

A product whose part number has trailing characters "E1" is RoHS compliant.



16. Package Dimension



SYMBOL	DIMENSIONS				
STIMBOL	MIN.	NOM.	MAX.		
А			0.80		
A ₁	0.00	0.05			
D	4.00 BSC				
E	4.00 BSC				
b	0.20	0.25	0.30		
D ₂	2	2.60 BSC	;		
E ₂	2	2.60 BSC	;		
е	0.50 BSC				
С	0.35 REF				
L	0.35	0.40	0.45		

NOTE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- \triangle ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- A PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPECIFICATION NO. REF: N/A

002-15158 Rev. **



Document HistorySpansion Publication Number: DS04-27246-3E

Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	_	TAOA	01/07/2011	Migrated to Cypress and assigned document number 002-08228. No change to document contents or format.	
*A	5186809	TAOA	03/23/2016	Updated to Cypress template	
*B	5633424	HIXT	02/16/2017	Updated Pin Assignment: Change the package name from LCC-24P-M10 to WNN024 Updated Ordering Information: Change the package name from LCC-24P-M10 to WNN024 Deleted "Marking Format (Lead Free Version)" Deleted "Labeling Sample (Lead Free Version)" Deleted "Evaluation Board Specification" Deleted "EV Board Ordering Information" Updated Package Dimension: Updated to Cypress format	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

ARM® Cortex® Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

PSoC
Power Management ICs

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and obes not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners..