Compact and Low Cost Smart Card Interface IC

The NCN6024 is a compact and low cost single smart card interface IC. It is dedicated for 3.0 V/5.0 V smart card reader/writer applications.

The device is fully compatible with the ISO 7816–3 and EMV standards as well as with standards specifying conditional access in Set–Top–Box (STB).

Features

- Single IC Card Interface
- Fully Compatible with ISO 7816–3, EMV and Related Standards Including STB Standards
- Three Protected Bidirectional Buffered I/O Lines (C4, C7 and C8 Card Pins)
- 3.0 V or 5.0 V ± 5% Regulated Card Power Supply such as ICC ≤ 65 mA at VDDP = 4.5 V to 5.5 V
- Independent Power Supply on Controller Interface (2.7 V < V_{DD} < 5.5 V)
- Thermal and Short Circuit Protection on all Card Pins
- Support up to 20 MHz Clock with Internal Division Ratio 1/1, 1/2, 1/4 and 1/8 through CLKDIV1 and CLKDIV2
- ESD Protection on Card Pins up to 8 kV+ (Human Body Model)
- Activation/Deactivation Sequences
- Fault Protection Mechanisms Enabling Automatic Device Deactivation in Case of Overload, Overheating, Card Take-off or Power Supply Drop-out
- Interrupt Signal INT for Card Presence and Faults
- External Undervoltage Lockout Threshold Adjustment on V_{DD} (PORADJ Pin)
- Available in 2 Package Formats: SOIC-28 and TSSOP-28
- These are Pb–Free Devices

Typical Application

- Pay TV, Set Top Box Decoder with Conditional Access and Pay-per-View
- Conditional Access Module (CAM)
- Portable Systems
- Point Of Sales and Transaction Terminals
- Electronic Payment and Identification



ON Semiconductor®

http://onsemi.com



*Consult Sales Office





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.











Figure 3. NCN6024 Block Diagram

PIN FUNCTION AND DESCRIPTION

Pin #	Name	Туре	Description
1	CLKDIV1	Input	This pin coupled with CLKDIV2 is used to program the clock frequency division ratio (Table 1).
2	CLKDIV2	Input	This pin coupled with CLKDIV1 is used to program the clock frequency division ratio (Table 1).
3	5V/3V	Input	Allows selecting card V _{CC} power supply voltage. CRD_VCC = 5 V when $5V/\overline{3V}$ = HIGH or 3 V when $5V/\overline{3V}$ = LOW
4	GNDP	GND	DC/DC Converter Power Supply Ground
5	C2	Power	DC/DC Converter Capacitor pin number 2 – A 100 nF capacitor is connected between this pin and pin C1. The capacitor has to feature an ESR lower than 100 m Ω
6	VDDP	Power	DC/DC Converter Power Supply Voltage
7	C1	Power	DC/DC Converter Capacitor pin number 1 – A 100 nF capacitor is connected between this pin and pin C2. The capacitor has to feature an ESR lower than 100 m Ω
8	VUP	Power	Charge-pump output tank capacitor – a very low ESR 100 nF capacitor (ESR< 100 m Ω) is connected between this pin and GNDP
9	CRD_PRES	Input	Card presence pin active (card present) when CRD_PRES = Low. A built-in debounce timer of about 8 ms is activated when a card is inserted.
10	CRD_PRES	Input	Card presence pin active (card present) when CRD_PRES = High. A built-in debounce timer of about 8 ms is activated when a card is inserted.

PIN FUNCTION AND DESCRIPTION

Pin #	Name	Туре	Description
11	CRD_I/O	Input/ Output	This pin handles the connection to the serial I/O (C7) of the card connector. A bi–directional level translator adapts the serial I/O signal between the card and the micro controller. A 13 k Ω (typical) pullup resistor to CRD_VCC provides a High impedance state for the smart card I/O link.
12	CRD_AUX2	Input/ Output	This pin handles the connection to the chip card's serial auxiliary AUX2 I/O pin (C8). A bi–directional level translator adapts the serial I/O signal between the card and the micro controller. A 13 k Ω (typical) pullup resistor to CRD_VCC provides a High impedance state for the smart card C8 pin.
13	CRD_AUX1	Input/ Output	This pin handles the connection to the chip card's serial auxiliary AUX1 I/O pin (C4). A bi–directional level translator adapts the serial I/O signal between the card and the micro controller. An 13 k Ω (typical) pullup resistor to CRD_VCC provides a High impedance state for the smart card C4 pin.
14	CRD_GND	GND	Card Ground
15	CRD_CLK	Output	This pin is connected to the CLOCK card connector's pin (Chip card's pin C3). The Clock signal comes from the CLKIN input through clock dividers and level shifter.
16	CRD_RST	Output	This pin is connected to the chip card's RESET pin (C2) through the card connector. A level translator adapts the external Reset (RSTIN) signal to the smart card.
17	CRD_VCC	Power	This pin is connected to the smart card power supply pin. An internal DC/DC converter is programmable using the pin $5V/\overline{3V}$ to supply either 5 V or 3 V output voltage. An external distributed ceramic capacitor ranging from 320 nF to 500 nF recommended must be connected across CRD_VCC and CRD_GND. This set of capacitor (if distributed) must be low ESR (< 100 m Ω).
18	PORADJ	Input	Power-on reset threshold adjustment input pin for changing the reset threshold due to an external resistor power divider. Needs to be connected to ground when unused.
19	CMDVCC	Input	Command VCC pin. Activation sequence Enable/Disable pin (active Low). The activation sequence is enabled by toggling CMDVCC High to Low and when a card is present.
20	RSTIN	Input	This Reset input connected to the host and referred to V_{DD} (microcontroller side), is connected to the smart card Reset pin through the internal level shifter which translates the level according to the CRD_VCC programmed value.
21	VDD	Power	This pin is connected to the system controller power supply. It configures the level shifter input stage to accept the signals coming from the controller. A 0.1 μ F capacitor shall be used to bypass the power supply voltage. When V _{DD} is below 2.35 V typical the card pins are disabled.
22	GND	GND	Ground
23	INT	Output	The interrupt request is activated LOW on this pin. This is enabled when a card is present and the card presence is detected by CRD_PRES or CRD_PRES pins. Similarly an interrupt is generated when CRD_VCC is overloaded. 20 k Ω typical integrated pullup resistor to V _{DD} .
24	CLKIN	Input	Clock Input for External Clock
25	NC		Unconnected
26	I/Ouc	Input/ Output	This pin is connected to an external micro-controller. A bi-directional level translator adapts the serial I/O signal between the smart card and the external controller. A built-in constant 13 k Ω (typical) resistor provides a high impedance state.
27	AUX1uc	Input/ Output	This pin is connected to an external micro-controller. A bi-directional level translator adapts the serial C4 signal between the smart card and the external controller. A built-in constant 13 k Ω (typical) resistor provides a high impedance state.
28	AUX2uc	Input/ Output	This pin is connected to an external micro-controller. A bi-directional level translator adapts the serial C8 signal between the smart card and the external controller. A built-in constant 13 k Ω (typical) resistor provides a high impedance state.

ATTRIBUTES

Characteristics	Values				
ESD protection Human Body Model (HBM) (Note 1)					
Card Pins (Card Interface Pins 9 – 17) All Other Pins	8 kV 2 kV				
Machine Model (MM) Card Pins (Card Interface Pins 9 – 17) All Other Pins	400 V 150 V				
Moisture sensitivity (Note 2) SOIC-28 and TSSOP-28	Level 1				
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test					

1. Human Body Model (HBM), $R = 1500 \Omega$, C = 100 pF.

2. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS (Note 3)

Rating		Symbol	Value	Unit
DC/DC Converter Power Supply Voltage		V _{DDP}	$-0.3 \le VDDP \le 5.5$	V
Power Supply from Microcontroller Side		V _{DD}	$-0.3 \leq VDD \leq 5.5$	V
External Card Power Supply		CRD_VCC	$-0.3 \le CRD_VCC \le 5.5$	V
Charge Pump Output		V _{UP}	$-0.3 \le V_{UP} \le 5.5$	
Digital Input Pins		V _{in}	$-0.3 \le V_{in} \le V_{DD}$	V
Digital Output Pins (I/Ouc, AUX1uc, AUX2uc, INT)		V _{out}	$-0.3 \le V_{out} \le V_{DD}$	V
Smart Card Output Pins		V _{out}	$-0.3 \le V_{out} \le CRD_V_{CC}$	V
Thermal Resistance Junction-to-Air	SOIC-28 TSSOP-28	$R_{ hetaJA}$	75 76	°C/W
Operating Ambient Temperature Range		T _A	-40 to +85	°C
Operating Junction Temperature Range		TJ	-40 to +125	°C
Maximum Junction Temperature		T _{Jmax}	+125	°C
Storage Temperature Range		T _{stg}	–65 to + 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at $T_A = +25^{\circ}C$

Pin	Symbol	Rating	Min	Тур	Мах	Unit
6	V _{DDP}	DC/DC Converter Power Supply, CRD_VCC = 3V and 5V, $\begin{array}{l} I_{CC} \leq 65 \text{ mA} \\ I_{CC} \leq 15 \text{ mA} \text{ (Note 4)} \end{array}$	4.5 3.0	5.0	5.5 5.5	V
6	I _{DDP}	Inactive Mode	-	-	0.3	mA
6	I _{DDP}	DC Operating Supply Current, F _{CLKIN} = 10 MHz, Cout _{CRD_CLK} = 33 pF, I _{CRD_VCC} = 0	-	-	5.0	mA
6	I _{DDP}	DC Operating Supply Current, $CRD_V_{CC} = 5 \text{ V}, I_{CRD_VCC} = 65 \text{ mA}$ $CRD_V_{CC} = 3 \text{ V}, I_{CRD_VCC} = 65 \text{ mA}$	-	_	200 200	mA
21	V _{DD}	Operating Voltage	2.7	-	5.5	V
21	I _{VDD}	Inactive Mode 0 Standby Current	-	-	0.6	mA
21	I _{VDD}	Operating Current – $F_{CLK_IN} = 10 \text{ MHz}$, Cout _{CRD_CLK} = 33 pF, I_{CRD_VCC} = 0	-	-	1	mA
21	UVLOV _{DD}	Undervoltage Lockout (UVLO), No External Resistor at Pin PORADJ (Connected to GND), Falling V _{DD} Level	2.25	2.35	2.45	V
21	UVLOHys	UVLO Hysteresis, No External Resistor at Pin PORADJ (Connected to GND)	50	100	150	mV
PORAD) J PIN					
18	V _{PORth+}	External Rising Threshold Voltage on V_{DD} for Power On Reset – Pin PORADJ		1.25	1.32	V
18	V _{PORth-}	External Falling Threshold voltage on $V_{\mbox{\scriptsize DD}}$ for Power On Reset – Pin PORADJ	1.11	1.18	1.24	V
18	V _{PORHys}	Hysteresis on V _{PORth} (pin PORADJ)	40	75	110	mV
18	t _{POR}	Width of Power-On Reset Pulse (Note 5) No External Resistor on PORADJ External Resistor on PORADJ	4 4	8 8	12 12	ms
18	IIL	Low Level Input Leakage Current, V _{IL} <0.5 V (Pulldown Current Source)		5		μA
DC/DC	CONVERTER					
	F _{CLK}	DC/DC Converter Clock Frequency when Card Active (Note 5)	2.6	3.5	4.5	MHz
8	V _{UP}	Output Voltage on pin V _{UP} (average value) CRD_V _{CC} = 5V CRD_V _{CC} = 3V	5.0 5.0	5.23 5.23	5.5 5.5	V
17	C _{CRD VCC}	Output Capacitance on card power supply CRD_VCC (Notes 5, 6)		320	800	nF
17	CRD_V _{CC}	$\begin{array}{l} \text{Output Card Supply Voltage @ 4.5 V< V_{DDP} < 5.5 V (including ripple)} \\ \text{CRD}_{VCC} = 3.0 V @ I_{load} \leq 65 \text{ mA} \\ \text{CRD}_{VCC} = 5.0 V @ I_{load} \leq 65 \text{ mA} \end{array}$	2.85 4.75	3.00 5.00	3.15 5.25	V
17	CRD_V _{CC}	$ \begin{array}{l} Output \ Card \ Supply \ Voltage @ 4.5 \ V < V_{DDP} < 5.5 \ V \ with \ Current-Load \ Pulses \ of \ 40 \ nAs/t < 400 \ ns \ and \ I_{CC} < 200 \ mA \ Peak \ Current \ (Including \ Ripple) \\ CRD_V_{CC} = 3.0 \ V \\ CRD_V_{CC} = 5.0 \ V \end{array} $	2.70 4.60	3.00 5.00	3.30 5.30	V V
17	I _{CRD_VCC}	Card Supply Current @ CRD_V _{CC} = 3.0 V @ CRD_V _{CC} = 5.0 V			65 65	mA
17	ICRD VCC SC	Short-Circuit Current - CRD_V _{CC} Shorted to Ground		110	150	mA
17	$\Delta V_{CRD VCC}$	Output Card Supply Voltage Ripple Peak-to-Peak (Note 5)			350	mV
	CRD_V _{CCSR}	Slew Rate on CRD_V _{CC} Up or Down (Note 5)	1			+

POWER SUPPLY SECTION (V_{DD} = 3.3 V; V_{DDP} = 5 V; T_{amb} = 25°C; F_{CLKIN} = 10 MHz)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. Min start-up VDDP voltage = 3.3 V.

5. Guaranteed by design and characterization.

6. These values take into account the tolerance of the cms capacitor used. The allowed values are single 330 nF or distributed 100 nF + 220 nF or 100 nF + 330 nF or distributed capacitor combination not exceeding 800 nF (470 nF + 330 nF).

Pin	Symbol	Rating	Min	Тур	Max	Unit
24	F _{CLKIN}	Clock Frequency on Pin CLKIN (with Divider Ratio \geq 2) (Note 5)	-	-	27	MHz
1, 2, 3, 19, 20, 24, 26, 27, 28	V _{IL}	Input Voltage Level Low: CLKIN, RSTIN, I/Ouc, AUX1uc, AUX2uc, CLKDIV1, CLKDIV2, CMDVCC, 5V/3V	-0.3	-	0.3 x V _{DD}	V
1, 2, 3, 19, 20, 24, 26, 27, 28	V _{IH}	Input Voltage Level High: CLKIN, RSTIN, I/O, AUX1, AUX2, CLKDIV1, CLKDIV2, CMDVCC, 5V/3V	0.7 x V _{DD}	-	V _{DD} + 0.3	V
1, 2, 3, 19, 20, 24	Ι _{ΙL}	CLKDIV1, CLKDIV2, $\overline{\text{CMDVCC}}$, RSTIN, CLKIN, 5V/3V Low Level Input Leakage Current, V _{IL} = 0 V	-	-	1.0	μA
1, 2, 3, 19, 20, 24	IIH	CLKDIV1, CLKDIV2, $\overline{\text{CMDVCC}}$, RSTIN, CLKIN, 5V/3V Low Level Input Leakage Current, V _{IH} = V _{DD}	-	-	1.0	μA
26, 27, 28	۱ _{IL}	I/Ouc, AUX1uc, AUX2uc Low Level Input Leakage Current, $V_{IL} = 0 V$	-	-	600	μA
26, 27, 28	Ι _{ΙΗ}	I/Ouc, AUX1uc, AUX2uc High Level Input Leakage Current, $V_{IH} = V_{DD}$	-	-	10	μA
26, 27, 28	V _{OH}	l/Ouc, AUX1uc, AUX2uc data channels, @ Cs \leq 30 pF High Level Output Voltage (CRD_I/O = CRD_AUX1 = CRD_AUX2 = CRD_V_{CC}) I_{OH} = -40 \mu\text{A}	0.75 x V _{DD}	_	V _{DD} + 0.1	v
	V _{OL}	Low Level Output Voltage (C_I/O= CRD_AUX1 = CRD_AUX2 = 0 V) I _{OL} = +1 mA	0	-	0.3	v
	t _{Ri/Fi}	Input Rising/Falling Times (Note 5)	-	-	1.2	μs
	t _{Ro/Fo}	Output Rising/Falling Times (Note 5)	-	-	0.1	μs
26, 27, 28	F _{bidi}	Maximum Frequency through Bidirectional I/O, AUX1 and AUX2 Channels (Note 5)	-	-	1	MHz
26, 27, 28	R _{pu}	I/0uc, AUX1uc, AUX2uc Pullup Resistor	8.0	11	16	kΩ
23	V _{OH}	Output High Voltage INT @ I _{OH} = -15 μA (Source)	0.75 x V _{DD}	-	_	V
23	V _{OL}	Output Low Voltage INT @ I _{OL} = 2 mA (Sink)	0	-	0.30	V
23	R _{INT}	INT Pullup Resistor	14	20	26	kΩ

DIGITAL INPUT/OUTPUT SECTION CLKIN, RSTIN, I/Ouc, AUX1uc, AUX2uc, CLKDIV1, CLKDIV2, CMDVCC, 5V/3V (V_{DD} = 3.3 V; V_{DDP} = 5 V; T_{amb} = 25°C; F_{CLKIN} = 10 MHz)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Pin	Symbol	Rating	Min	Тур	Мах	Unit
16	V _{OH} V _{OL}	CRD_RST @ CRD_V _{CC} = 3.0 V, 5.0 V Output RESET V _{OH} @ I _{rst} = –200 μA Output RESET V _{OL} @ I _{rst} = 200 μA	0.9 x CRD_V _{CC}	-	CRD_V _{CC} 0.20	V V
	V _{OH} V _{OL}	Output RESET V _{OH} @ I _{rst} = -20 mA Output RESET V _{OL} @ I _{rst} = 20 mA	0 CRD_V _{CC} – 0.4	-	0.4 CRD_V _{CC}	V V
	t _R t _F	Output RESET Risetime @ C _{out} = 100 pF (Note 5) Output RESET Falltime @C _{out} = 100 pF (Note 5)	- -	-	100 100	ns ns
	t _d	RSTIN to CRD_RST Delay - Reset Enabled (Note 5)	-	-	2	μs
15		CRD_CLK @ CRD_V _{CC} = 3.0 V or 5.0 V				
	FCRDCLK	Output Frequency (Note 5)	-	-	20	MHz
	V _{OH} V _{OL}	Output CRD_CLK V _{OH} @ I _{clk} = –200 μA Output CRD_CLK V _{OL} @ I _{clk} = 200 μA	0.9 x CRD_V _{CC} 0	-	CRD_V _{CC} +0.2	V V
	V _{OH} V _{OL}	Output CRD_CLK V _{OH} @ I _{clk} = -70 mA Output CRD_CLK V _{OL} @ I _{clk} = 70 mA	0 CRD_V _{CC} -0.4	-	0.4 CRD_V _{CC}	V V
	F _{DC}	Output Duty Cycle (Note 5)	45	-	55	%
	t _{rills} t _{ulsa}	Rise & Fall time (Note 5) Output CRD_CLK Risetime @ C _{out} = 30 pF Output CRD_CLK Falltime @ C _{out} = 30 pF		-	16 16	ns ns
	SR	Slew Rate @ Cout = 33 pF (Note 5)	0.2	-	-	V/ns
11, 12, 13		CRD_AUX1, CRD_AUX2, CRD_IO @ CRD_V _{CC} = 3.0 V, 5.0 V				
	V _{IH} V _{IL}	Input Voltage High Level Input Voltage Low Level	2.15 0.30	-	CRD_V _{CC} +0.3 0.80	V V
	I _{IL} I _{IH}	Low Level Input Current V _{IL} = 0 V High Level Input Current V _{IH} = CRD_V _{CC}	-	- -	600 10	μΑ μΑ
	V _{OH}	Output V _{OH} @ I _{OH} = -40 μA	0.75 x CRD_V _{CC}	-	CRD_V _{CC} +0.1	v
	V _{OL}	Output V _{OL} @ I _{OL} = 1 mA, V _{IL} = 0 V	0	-	0.30	v
	t _{Ri/Fi}	Input Rising/Falling Times	-	-	1.2	μs
	t _{Ro/Fo}	Output Rising/Falling Times / C _{out} = 80 pF	-	-	0.1	μs
11, 12, 13	R _{PU}	CRD_AUX1, CRD_AUX2, CRD_IO Pullup Resistor	8.0	11	16	kΩ
	t _{IO}	Propagation delay IOuc -> CRD_IO and CRD_IO -> IOuc (Falling Edge) (Note 5)	-	-	200	ns
	tpu	Active pull–up pulse width buffers I/O, AUX1 & AUX2 (Note 5)	-	_	200	ns
9, 10		CRD_PRES, CRD_PRES Card Detection Digital Filter Delay: (Note 5)				μs
	T _{CRDIN} T _{CRDOFF}	Card Insertion Card Extraction	25 25	50 50	150 150	
9, 10	V _{IH} V _{IL}	CRD_PRES, CRD_PRES Card Presence Voltage High Level Card Presence Voltage Low Level	0.7 x V _{DD} -0.3		V _{DD} + 0.3 0.3 x V _{DD}	V

SMART CARD INTERFACE SECTION,	CRD_IO,	CRD_AUX	1, CRD_	AUX2, CR	D_CLK,	CRD_	RST, CRD_	PRES,
CRD_PRES (V _{DD} = 3.3 V; V _{DDP} = 5 V; T _{amb}	= 25°C; F _C	_{CLKIN} = 10 M	Hz)	_	_			

Pin	Symbol	Rating	Min	Тур	Мах	Unit
9, 10	Лін] Ліс]	$\begin{array}{l} \mbox{CRD_PRES, } \hline \mbox{CRD_PRES} \\ \mbox{Low level input leakage current, } V_{IH} = V_{DD} \\ \mbox{CRD_PRES} \\ \mbox{CRD_PRES} \\ \mbox{High level input leakage current, } V_{IL} = 0 \ V \\ \mbox{CRD_PRES} \\ \mbox{CRD_PRES} \\ \mbox{CRD_PRES} \\ \mbox{CRD_PRES} \end{array}$		5	10 1 1 10	μΑ
9, 10	T _{debounce}	Debounce Time CRD_PRES and CRD_PRES (Note 5)	5	8	11	ms
11, 12, 13, 16	I _{CRD_IO}	CRD_IO, CRD_AUX1, CRD_AUX2 Current Limitation	-	-	15	mA
15	I _{CRD_CLK}	CRD_CLK Current Limitation	-	-	70	mA
16	I _{CRD_RST}	CRD_RST Current Limitation	-	-	20	mA
	t _{act}	Activation Time (Note 5)	30	-	220	μs
	t _{deact}	Deactivation Time (Note 5)	30	-	100	μs
	Temp _{SD}	Shutdown Temperature	-	150	-	°C

SMART CARD INTERFACE SECTION,	CRD IO, O	CRD AUX1,	CRD AUX2	, CRD CLK,	, CRD RST, CRD PRES,
CRD PRES (V _{DD} = 3.3 V; V _{DDP} = 5 V; T _{amb}					

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

POWER SUPPLY

The NCN6024 smart card interface has two power supplies: VDD and VDDP.

VDD is usually common to the system controller and the interface. The applied VDD range can go from 2.7 V up to 5.5 V. If VDD goes below 2.35 V typical (UVLO_{VDD}) a power-down sequence is automatically performed. In that case the interrupt (\overline{INT}) pin is set Low.

A built-in charge-pump-based DC/DC converter followed by a Low Drop-Out (LDO) regulator is used to provide the 3 V or 5 V power supply voltage (CRD_VCC) to the card. VDDP is the converter's input voltage for which 2 voltage ranges can be considered: $3.0 \text{ V} \le \text{VDDP} \le 5.5 \text{ V}$ with ICC \leq 15 mA and 4.5 V \leq VDDP \leq 5.5 V with ICC \leq 65 mA. VUP is the charge-pump converter's output. It is connected to the LDO input. A reservoir capacitor of 100 nF is connected to VUP. CRD_VCC is the LDO output. Even if the converter can operate with a single output reservoir capacitor as low as 100 nF at CRD VCC, it is recommended to use a capacitor of at least 320 nF in order to satisfy optimally the datasheet specifications (100 nF + 220 nF or 330 nF or 100 nF + 330 nF or 470 nF). To minimize dI/dt effects, the fly capacitor (100 nF) and the reservoir capacitors VUP and CRD VCC have to be connected as close as possible to the corresponding device's pin and feature very low ESR values (lower than 50 m Ω). The fly capacitor is connected between C1 and C2. The decoupling capacitors on VDD and VDDP respectively 100 nF and 10 µF have also to be connected close to the respective IC pins.

The CRD_VCC pin can source up to 65 mA continuously over the VDDP range (5 V \pm 10%), the absolute maximum current being internally limited below 150 mA (Typical at 110 mA). CRD_VCC can stay in the range 4.6 V - 5.30 V during current transient up to 200 mA (peak current) over less than 400 ns of current pulse duration such as the charge transient is lower than 40 nAs.

There's no specific sequence for applying VDD or VDDP. They can be applied to the interface in any sequence. After powering the device $\overline{\text{INT}}$ remains Low until a card is inserted.

SUPPLY VOLTAGE MONITORING

The supply voltage monitoring block includes the Power On Reset (POR) circuitry and the under voltage lockout (UVLO) detection (VDD voltage dropout detection). PORADJ pin allows the user, according to the considered application, to adjust the VDD UVLO threshold. If not used PORADJ pin is connected to Ground.

The input supply voltage is continuously monitored to prevent under voltage operation. At power up, the system initializes the internal logic during POR timing and no further signal can be provided or supported during this period. Such initialization takes place when the input voltage rises between 2 V to 2.6 V about typical.

The system is ready to operate when the input voltage has reached the minimum 2.7 V. Considering this, the NCN6024 will detect an Under-Voltage situation when the input supply voltage will drop below 2.35 V typical. When VDD goes down below the UVLO falling threshold a deactivation sequence is performed.

The device is inactive during power-on and power-off of the VDD supply (8 ms reset pulse).

PORADJ pin is used to modify the UVLO threshold according to the below relationship considering an external

resistor divider R1 / R2 (see block diagram Figure 1) and the PORADJ internal 5 μ A pull-down current source Ipd :

$$UVLO = \frac{R1 + R2}{R2}V_{POR} + R1 \text{ Ipd}$$

If PORADJ is connected to Ground the VDD UVLO threshold (VDD falling) is typically 2.35 V. In some cases it can be interesting to adjust this threshold at a higher value and by the way increase the VDD supply dropout detection level which enables a deactivation sequence if the VDD voltage is too low.

For example, there're microcontrollers for which the minimum supply voltage insuring a correct operating is higher than 2.55 V, increasing UVLO_{VDD} (VDD falling) is consequently necessary. Considering for instance a resistor bridge with R1 = 56 k Ω , R2 = 42 k Ω and V_{POR} = 1.18 V typical the VDD dropout detection level can be increased up to:

$$UVLO = \frac{59k + 42k}{42k} V_{POR-} + 56k \times 5 \,\mu A = 3.03 \,V$$

The minimum dropout detection voltage should be higher than 2 V.

The maximum detection level may be up to VDD.

CLOCK DIVIDER:

The input clock can be divided by 1/1, 1/2, 1/4, or 1/8, depending upon the specific application, prior to be applied to the smart card driver. These division ratios are programmed using pins CLKDIV1 and CLKDIV2 (see Table 1). The input clock is provided externally to pin CLKIN.

Table 1. Clock Frequency Programming

CLKDIV1	CLKDIV2	F _{CRD_CLK}
0	0	CLKIN/8
0	1	CKLKIN / 4
1	0	CLKIN
1	1	CLKIN / 2

The clock input stage (CLKIN) can handle a 27 MHz maximum frequency signal (considering a division ratio \geq 2). Of course, the ratio must be defined by the user to cope with Smart Card considered in a given application

In order to avoid any duty cycle out of the 45% / 55% range specification, the divider is synchronized by the last flip flop, thus yielding a constant 50% duty cycle, whatever be the divider ratio 1/2, 1/4 or 1/8. On the other hand, the output signal Duty Cycle cannot be guaranteed 50% if the division ratio is 1 and if the input Duty Cycle signal is not within the 46 - 56% range at the CLKIN input.

When the signal applied to CLKIN is coming from the external controller, the clock will be applied to the card under the control of the microcontroller or similar device after the activation sequence has been completed.

DATA I/O, AUX1 and AUX2 LEVEL SHIFTERS

The three bidirectional level shifters I/O, AUX1 and AUX2 adapt the voltage difference that might exist between the micro-controller and the smart card. These three

channels are identical. The first side of the bidirectional level shifter dropping Low (falling edge) becomes the driver side until the level shifter enters again in the idle state pulling High CRD_IO and I/Ouc.

Passive 11 k Ω pull-up resistors have been internally integrated on each terminal of the bidirectional channel. In addition with these pull-up resistors, an active pull-up circuit provides a fast charge of the stray capacitance.

The current to and from the card I/O lines is limited internally to 15 mA and the maximum frequency on these lines is 1 MHz.

STANDBY MODE

After a Power-on reset, the circuit enters the standby mode. A minimum number of circuits are active while waiting for the microcontroller to start a session:

- All card contacts are inactive
- Pins I/Ouc, AUX1uc and AUX2uc are in the high-impedance state (11 kΩ pull-up resistor to VDD)
- Card pins are inactive and pulled Low
- Supply Voltage monitoring is active
- The internal DC/DC converter oscillator is running.

POWER-UP

In the standby mode the microcontroller can check the presence of a card using the signals $\overline{\text{INT}}$ and $\overline{\text{CMDVCC}}$ as shown in Table 2:

Table 2. Card Presence State

INT	CMDVCC	State
HIGH	HIGH	Card present
LOW	HIGH	Card not present

If a card is detected present (CRD_PRES or CRD_PRES active) the controller can start a card session by pulling CMDVCC Low. Card activation is run (t0, Figure 5). This Power–Up Sequence makes sure all the card related signals are LOW during the CRD_VCC positive going slope. These lines are validated when CRD_VCC is stable and above the minimum voltage specified. When the CRD_VCC voltage reaches the programmed value (3.0 V or 5.0 V), the circuit activates the card signals according to the following sequence:

- CRD_VCC is powered-up at its nominal value (t1)
- I/O, AUX1 and AUX2 lines are activated (t2)
- Then Clock channel is activated and the clock signal is applied to the card (t3)
- Finally the Reset level shifter is enabled (t4)

The clock can also be applied to the card using a RSTIN mode allowing controlling the clock starting by setting RSTIN Low (Figure 4). Before running the activation sequence, that is before setting Low CMDVCC RSTIN is set High. In these initial conditions CRD_CLK starts when RSTIN is pulled Low. This allows a precise count of clock pulses before toggling CRD_RST High for ATR (Answer To Reset) request.

The internal activation sequence activates the different channels according to a specific hardware built-it sequencing internally defined but at the end the actual activation sequencing is the responsibility of the application software and can be redefined by the micro-controller to comply with the different standards and the different ways the standards manage this activation (for example light differences exist between the EMV and the ISO7816 standards).



Figure 4. Activation Sequence – RSTIN mode (RSTIN Starting High)



Figure 5. Activation Sequence – Normal Mode

POWER-DOWN

When the communication session is completed the NCN6024 runs a deactivation sequence by setting High CMDVCC. The below power down sequence is executed:

• CRD_RST is forced to Low

- CRD_CLK is set Low 12 µs after CRD_RST.
- CRD_IO, CRD_AUX1 and CRD_AUX2 are pulled Low
- Finally CRD_VCC supply can be shut-off.



Figure 6. Deactivation Sequence

FAULT DETECTION

In order to protect both the interface and the external smart card, the NCN6024 provides security features to prevent failures or damages as depicted here after.

- Card extraction detection
- VDD under voltage detection
- Short-circuit or overload on CRD_VCC

- Card pin current limitation: in the case of a short circuit to ground. No feedback is provided to the external MPU.
- DC/DC operation: the internal circuit continuously senses the CRD_VCC voltage (in the case of either over or under voltage situation).
- DC/DC operation: under-voltage detection on VDDP or overload on VUP
- Overheating



Figure 7. Fault Detection and Interrupt Management

Interrupt Pin Management:

A card session is opened by toggling $\overline{\text{CMDVCC}}$ High to Low.

Before a card session, $\overline{\text{CMDVCC}}$ is supposed to be in a High position. $\overline{\text{INT}}$ is Low if no card is present in the card connector (Normally open or normally closed type). $\overline{\text{INT}}$ is High if a card is present. If a card is inserted ($\overline{\text{INT}}$ = High) and if VDD drops below the UVLO threshold then $\overline{\text{INT}}$ pin drops Low immediately. It turns back High when VDD increases again over the UVLO limit (including hysteresis), a card being still present.

During a card session, $\overline{\text{CMDVCC}}$ is Low and $\overline{\text{INT}}$ pin goes Low when a fault is detected. In that case a deactivation

is immediately and automatically performed (see Figure 6). When the microcontroller resets $\overline{\text{CMDVCC}}$ to High it can sense the $\overline{\text{INT}}$ level again after having got completed the deactivation.

As illustrated by Figure 7 the device has a debounce timer of 8 ms typical duration. When a card is inserted, output \overline{INT} goes High only at the end of the debounce time. When the card is removed a deactivation sequence is automatically and immediately performed and \overline{INT} goes Low.

ESD PROTECTION

The NCN6024 includes devices to protect the pins against the ESD spikes voltages. To cope with the different ESD voltages developed across these pins, the built in structures have been designed to handle either 2 kV, when related to the micro controller side, or 8 kV when connected with the external contacts (HBM model). Practically, the CRD_RST, CRD_CLK, CRD_IO, CRD_AUX1, CRD_AUX2, CRD PRES and CRD PRES pins can sustain 8 kV. The CRD_VCC pin has the same ESD protection and can source up to 65 mA continuously, the absolute maximum current being internally limited with a max at 150 mA. The CRD_VCC current limit depends on VDDP and CRD_VCC.



Figure 8. Application Schematic

ORDERING INFORMATION

Device	Package	Shipping [†]
NCN6024DWR2G*	SOIC-28 (Pb-Free)	1000 / Tape & Reel
NCN6024DTBR2G	TSSOP-28 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*Consult Sales Office

PACKAGE DIMENSIONS

SOIC-28 WB CASE 751F-05 **ISSUE H**



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

 DIMENSIONING AND TOLEHANCING PEH ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBER PROTRUSION. SHALL NOT BE 0.13 TOTATL IN PROTRUSION SHALL NOT BE 0.13 TOTATL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.



L

м

SOLDERING FOOTPRINT*





PACKAGE DIMENSIONS



NOTES:

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
 DIMENSIONS IN MILLIMETERS.
- DIMENSIONS IN MILLIMETERS.
 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE
 0.08 MM TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.

	MILLIMETERS	
DIM	MIN	MAX
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
b1	0.19	0.25
С	0.09	0.20
c1	0.09	0.16
D	9.60	9.80
Е	6.40 BSC	
E1	4.30	4.50
е	0.65 BSC	
L	0.45	0.75
L1	1.00 REF	
R	0.09	
R1	0.09	
S	0.20	
01	0 °	8 °
02	12 ° REF	
03	12 ° REF	

ON Semiconductor and IIIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and set set. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative