1/4 and 1/3-Duty LCD Driver with Key Input Function

Overview

The LC75806PT is 1/4 duty and 1/3 duty LCD display driver that can directly drive up to 304 segments and can control up to 9 general-purpose output ports. This product also incorporates a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.

Features

- Key input function for up to 30 keys
- (A key scan is performed only when a key is pressed)
- 1/4 duty 1/3 bias and 1/3 duty 1/3 bias drive schemes can be controlled from serial data.
- Capable of driving up to 304 segments using 1/4 duty and up to 231 segments using 1/3 duty.
- Switching between key scan output and segment output can be controlled from serial data.
- The key scan operation enabled/disabled state can be controlled from serial data.
- Switching between segment output port and general-purpose output port can be controlled from serial data.
- Switching between general-purpose output port, clock output port, and segment output port can be controlled from serial data.
- (Up to 9 general-purpose output ports and up to one clock output port)
- Serial data I/O supports CCB* format communication with the system controller. (Support 3.3 V and 5 V operation)
- Sleep mode and all segments off functions that are controlled from serial data.
- The frame frequency of the common and segment output waveforms can be controlled from serial data.
- Switching between RC oscillator operating mode and external clock operationg mode can be controlled from serial data.
- Direct display of display data without the use of a decoder provides high generality.
- Built-in display contrast adjustment circuit.
- Provision of an on-chip voltage-detection type reset circuit prevents incorrect displays.
- $\overline{\text{RES}}$ pin provided for forcibly initializing the IC internal circuits.

* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

ORDERING INFORMATION

See detailed ordering and shipping information on page 36 of this data sheet.



ON Semiconductor®

www.onsemi.com



TQFP100 14x14 / TQFP100

Specifications Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	–0.3 to +7.0	V
1	V _{IN} 1	CE, CL, DI, RES	–0.3 to +7.0	
Input voltage	V _{IN} 2	OSC, TEST, V _{DD} 1, V _{DD} 2, KI1 to KI5	–0.3 to V _{DD} +0.3	V
	VOUT1	DO	–0.3 to +7.0	
Output voltage	age V _{OUT} 2 OSC, S1 to S77, COM1 P1 to P9		–0.3 to V _{DD} +0.3	V
	IOUT1	S1 to S77	300	μA
Outraut aureant	IOUT2	COM1 to COM4	3	
Output current	IOUT3	KS1 to KS6	1	mA
	IOUT4	P1 to P9	5	
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		–55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ranges at Ta = -40 to $+85^{\circ}C$, V_{SS} = 0 V

				Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}	4.5		6.0	V
lanutualtana *4	V _{DD} 1	V _{DD} 1		2/3V _{DD} 0	V _{DD} 0	
Input voltage *1	V _{DD} 2	V _{DD} 2		1/3V _{DD} 0	V _{DD} 0	V
	V _{IH} 1	CE, CL, DI, RES	0.4V _{DD}		6.0	
Input high level voltage	V _{IH} 2	KI1 to KI5	0.6V _{DD}		V _{DD}	V
	V _{IH} 3	OSC: External clock operating mode	0.4V _{DD}		V _{DD}	
	V _{IL} 1	CE, CL, DI, RES	0		0.2V _{DD}	
Input low level voltage	V _{IL} 2	KI1 to KI5	0		0.2V _{DD}	V
	V _{IL} 3	OSC: External clock operating mode	0		0.2V _{DD}	
Recommended external resistor for RC oscillation	R _{OSC}	OSC: RC oscillation operating mode		39		kΩ
Recommended external capacitor for RC oscillation	COSC	OSC: RC oscillation operating mode		1000		pF
Guaranteed range of RC oscillation	fosc	OSC: RC oscillation operating mode	19	38	76	kHz
External clock operating frequency	^f CK	OSC: External clock operating mode [Figure4]	10	38	76	kHz
External clock duty cycle	DCK	OSC: External clock operating mode [Figure4]	30	50	70	%
Data setup time	^t ds	CL, DI [Figure2], [Figure3]	160			ns
Data hold time	^t dh	CL, DI [Figure2], [Figure3]	160			ns
CE wait time	t _{cp}	CE, CL [Figure2], [Figure3]	160			ns
CE setup time	t _{cs}	CE, CL [Figure2], [Figure3]	160			ns
CE hold time	^t ch	CE, CL [Figure2], [Figure3]	160			ns
High level clock pulse width	t _{øH}	CL [Figure2], [Figure3]	160			ns
Low level clock pulse width	t _{øL}	CL [Figure2], [Figure3]	160			ns
Rise time	t _r	CE, CL, DI [Figure2], [Figure3]		160		ns
Fall time	tf	CE, CL, DI [Figure2], [Figure3]		160		ns
DO output deley time	^t dc	DO R _{PU} =4.7kΩ C _L =10pF *2 [Figure2], [Figure3]			1.5	μS
DO rise time	^t dr	DO R _{PU} =4.7kΩ C _L =10pF *2 [Figure2], [Figure3]			1.5	μs

Note:

*1. V_{DD}0=0.70V_{DD} to V_{DD}

*2. Since the DO pin is an open-drain output, these times depend on the values of the pull-up resistor RpU and the load capacitance CL.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Pin	Conditions		Ratings		Unit	
	,		Conditionio	min	typ	max	0111	
Hysteresis	V _H 1	CE, CL, DI, RES			0.03V _{DD}		v	
	V _H 2	KI1 to KI5			0.1V _{DD}			
Power-down detection voltage	ection voltage			2.0	2.3	2.6	V	
Input high level	I _{IH} 1	CE, CL, DI, RES	V _I = 6.0 V			5.0		
current	I _{IH} 2	OSC	V _I = V _{DD} : External clock operating mode			5.0	μA	
Input low level	lı∟1	CE, CL, DI, RES	V ₁ = 0 V	-5.0				
current	IIL2	OSC	V _I = 0 V : External clock operating mode	-5.0			μA	
Input floating voltage	VIF	KI1 to KI5				0.05V _{DD}	V	
Pull-down resistance	R _{PD}	KI1 to KI5	V _{DD} = 5.0 V	50	100	250	kΩ	
Output off leakage current	IOFFH	DO	V _O = 6.0 V			6.0	μA	
Output high level	V _{OH} 1	KS1 to KS6	I _O = –500 μA	V _{DD} -1.0	V _{DD} -0.5	V _{DD} -0.2		
voltage *1	V _{OH} 2	P1 to P9	I _O = -1 mA	V _{DD} -0.9			v	
I	VOH3	S1 to S77	I _O = –20 μA	V _{DD} 0–0.9			v	
	V _{OH} 4	COM1 to COM4	I _O = -100 μA	V _{DD} 0-0.9				
Output low level	V _{OL} 1	KS1 to KS6	IO = 25 μA	0.2	0.5	1.5		
voltage	V _{OL} 2	P1 to P9	I _O = 1 mA			0.9		
	V _{OL} 3	S1 to S77	I _O = 20 μA			0.9	V	
	V _{OL} 4	COM1 to COM4	I _O = 100 μA			0.9		
	V _{OL} 5	DO	I _O = 1 mA		0.1	0.3		
Output middle level voltage	V _{MID} 1	S1 to S77	1/3 bias I _O = ±20 μA	2/3V _{DD} 0 -0.9		2/3V _{DD} 0 +0.9		
*1, *3	V _{MID} 2	S1 to S77	1/3 bias I _O = ±20 μA	1/3V _{DD} 0 _0.9		1/3V _{DD} 0 +0.9	1	
	V _{MID} 3	COM1 to COM4	1/3 bias I _O = ±100 μA	2/3V _{DD} 0 -0.9		2/3V _{DD} 0 +0.9	V	
	V _{MID} 4	COM1 to COM4	1/3 bias I _O = ±100 μA	1/3V _{DD} 0 _0.9		1/3V _{DD} 0 +0.9		
Oscillator frequency	fosc	OSC	$R_{OSC} = 39 \text{ k}\Omega, C_{OSC} =$ 1000 pF RC oscillation operating mode	30.4	38	45.6	kH:	
Current drain	I _{DD} 1	V _{DD}	Sleep mode			100		
	I _{DD} 2	V _{DD}	V _{DD} = 6.0 V, Output open, RC oscillation operating mode, F _{OSC} = 38 kHz		1300	2600		
	I _{DD} 3	V _{DD}	$V_{DD} = 6.0 \text{ V}$, Output open, External clock operating mode, $f_{CK} = 38 \text{ kHz}$, $V_{IH}3 =$ $0.5V_{DD}$, $V_{IL}3 = 0.1V_{DD}$		1400	2800	·μΑ	

Note:

*1. $V_{\mbox{\scriptsize DD}}0\mbox{=}0.70V_{\mbox{\scriptsize DD}}$ to $V_{\mbox{\scriptsize DD}}$

*3. Excluding the bias voltage generation divider resistor built into the $V_{DD}0$, $V_{DD}1$, $V_{DD}2$ and V_{SS} .(See [Figure 1])



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. When CL is stopped at the low level





2. When CL is stopped at the high level



3. OSC pin clock timing in external clock operating mode



Package Dimensions unit : mm

TQFP100 14x14 / TQFP100

CASE 932AY ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pin Assignment



Block Diagram

O COM4/S74 -0 COM2 -0 COM3 S9 S8/P8 S2/P2 S1/P1 -O P9/S77 -0 COM1 S73 Q Q Q \cap Q GENERAL PURPOSE COMMON < **SEGMENT DRIVER & LATCH** DRIVER < PORT ٨ \wedge \wedge V_{DD} O-CONTRAST ADJUSTER < \rightarrow V_{DD}0 VDD1 O CONTROL V_{DD}2 O-REGISTER V_{SS} O- $\frac{1}{11}$ CLOCK osc O-< GENERATOR SHIFT REGISTER ССВ DIO INTERFACE CL O- \rightarrow **KEY BUFFER** CE O- $\overline{}$ 个 RES O- \mathbb{I} V_{DD} KEY SCAN ≻ 1 VDET $\overline{}$ TEST O-KS6 0 KS5 0 KS4 0 KS3 0 S76/KS2 0 S75/KS1 0

Pin Functions

Symbol	Pin No.	Function	Active	I/O	Handling when
S1/P1 to S8/P8	1 to 8	Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S8/P8 pins can be used as general-purpose output ports		0	UNUSED
S9 to S73	9 to 73	under serial data control.	-	0	OPEN
COM1 to COM3	77 to 75	Common driver outputs. The frame frequency is f _O [Hz].	-	ο	OPEN
COM4/S74	74	The COM4/S74 pin can be used as a segment output in 1/3 duty.		_	-
		Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are			
KS1/S75 KS2/S76	78 79	unbalanced CMOS transistor outputs, these outputs will not be damaged by	_	ο	OPEN
KS3 to KS6	80 to 83	shorting when these outputs are used to form a key matrix. The KS1/S75	-	0	OFLI
		and KS2/S76 pins can be used as segment outputs when so specified by the control data.			
KI1 to KI5	84 to 88	Key scan inputs.	Н	I	GND
		These pins have built-in pull-down resistors. General-purpose output port.			
P9/S77	89	This pin can be used as clock output port or segment output port under	-	0	OPEN
		serial data control.			
		Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor at this pin. This pin can also be used as the			
OSC	95	external clock input pin if the external clock operating mode is selected with	-	I/O	V _{DD}
		the control data. Serial data interface connections to the controller. Note that DO, being an			
CE	98	open-drain output, requires a pull-up resistor.	H	I	
CL	99	CE: Chip enable		I	GND
DI	100	CL: Synchronization clock DI: Transfer data	-	Ι	
DO	97	DO: Output data	-	0	OPEN
RES	96	 RES=Low ···· Display off S1/P1 to S8/P8, KS1/S75, KS2/S76=Low (These pins are forcibly set to the segment output port function and fixed at the low level.) S9 to S73=Low COM1 to COM3=Low COM4/S74=Low (This pin is forcibly set to the common output function and fixed at the low level.) P9/S77=Low (This pin is forcibly set to the general-purpose output port function and fixed at the low level.) KS3 to KS6=Low Key scanning disabled All the key data is reset to low. OSC="Z"(High impedance) RC oscillation stopped Inhibits external clock input Display contrast adjustment circuit stopped. RES=High ··· Display on General-purpose output port state setting is enabled Key scanning is enabled. RC oscillation enabled (RC oscilltator operating mode) Enables external clock input (external clock operating mode) 	L		V _{DD}
TEST	94	- Display contrast adjustment circuit operation is enabled. However, serial data can be transferred when the RES pin is low This pin must be connected to ground.	_	I	-
V _{DD} 1	91	LCD drive 2/3 bias voltage (middle level) supply pin. This pin can be used to	-	I	OPEN
V _{DD} 2	92	supply the 2/3 V _{DD} 0 voltage level externally. LCD drive 1/3 bias voltage (middle level) supply pin. This pin can be used to	_	I	OPEN
V _{DD}	90	supply the 1/3 V _{DD} 0 voltage level externally. Power supply connections. Provide a voltage of between 4.5 to 6.0V.	-	-	
V _{SS}	93	Power supply connections. Connect to ground.			

Serial Data Input

1. 1/4 duty

(1) When CL is stopped at the low level



Note: B0 to B3, A0 to A3 CCB address DD Direction data

(2) When CL is stopped at the high level

ſ	
	Ļ
uuuuu	
<u>X 0 X 1 X 0 X 0 X 0 X 0 X 1 X 0</u>	
B0 B1 B2 B3 A0 A1 A2 A3	$3 \leftarrow \text{Display data (76 bits)} \rightarrow \leftarrow \text{Control data (17 bits)} \rightarrow \leftarrow \text{DD} \rightarrow \begin{pmatrix} c \\ 0 \\ (3 \text{ bits)} \end{pmatrix}$
ſ	
	L ₂
<u> </u>	
B0 B1 B2 B3 A0 A1 A2 A3	$ \begin{array}{c c} \leftarrow & \text{Display data (76 bits)} & \longrightarrow & \leftarrow & \text{Control data (17 bits)} & \longrightarrow & \leftarrow & \text{DD} & \downarrow \\ \hline & & & & & & & \\ \hline & & & & & & & \\ \hline & & & &$
ſ	
	Ļ
2	χριτούχριτου χρα22
B0 B1 B2 B3 A0 A1 A2 A3	$B \leftarrow Display data (76 bits) \rightarrow \leftarrow Fixed data (17 bits) \rightarrow \leftarrow DD \Rightarrow (2 bits)$
2	(3 bits)
ſ	
<u>}</u>	
B0 B1 B2 B3 A0 A1 A2 A3	$Fixed data (17 bits) \longrightarrow \langle DD \rangle$
-	(3 bits)
	B0 B1 B2 B3 A0 A1 A2 A3

Note: B0 to B3, A0 to A3 CCB address DD Direction data

- CCB address ···········42H"
- D1 to D304 ·····Display data
- OC ·····RC oscillator operating mode/external clock operationg mode switching control data
- PC90, PC91 ······ General-purpose output port/clock output port/segment output port switching control data
- S0, S1 ····· Sleep control data
- K0, K1 ······ Key scan output/segment output switching control data
- P0 to P3Segment output port/general-purpose output port switching control data
- SC ······ Segment on/off control data
- KSC Key scan operation enabled/disabled state setting control data
- FC0 to FC2Common and segment output waveform frame frequency control data
- CT0 to CT2 ······ Display contrast setting control data

2. 1/3 duty(1) When CL is stopped at the low level

CE	
CL	
DI	X 0 X 1 X 0 X 0 X 0 X 1 X 0 X D1 XD2X XD71 XD72 XD73 XD74 XD75 XD76 XD77 XD78 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X
DO	
	$\frac{2 \times 0 \times 1 \times 0 \times 0 \times 0 \times 1 \times 0 \times 0}{2} = 0$ $2 \times 0 \times 1 \times 0 \times 0$
	·
	$ \underbrace{ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \begin{array}{c} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ $

Note: B0 to B3, A0 to A3 ······ CCB address DD ····· Direction data

CE	
CL	
DI	$\frac{1}{10000000000000000000000000000000000$
DO	(3 bits)
	² X 0 X 1 X 0 X 0 X 0 X 1 X 0 XD79XD80X ¹ X0149 XD150 XD151 XD152 XD153 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X
	(3 bits)
	$\frac{1}{2} \underbrace{0 \times 1 \times 0 \times 0 \times 0 \times 1 \times 0}_{\text{B0 B1 B2 B3 A0 A1 A2 A3}} \underbrace{0 \times 0 \times 0 \times 0 \times 0 \times 0}_{\text{Display data (78 bits)}} 0 \times 0 \times$
	(3 bits)

Note: B0 to B3, A0 to A3 ······ CCB address DD ····· Direction data

- CCB address ···········42H"
- D1 to D231 ····· Display data
- OC ·····RC oscillator operating mode/external clock operationg mode switching control data
- PC90, PC91 ····· General-purpose output port/clock output port/segment output port switching control data
- S0, S1 ······ Sleep control data
- K0, K1 ······Key scan output/segment output switching control data
- P0 to P3Segment output port/general-purpose output port switching control data
- SC ······ Segment on/off control data
- KSC Key scan operation enabled/disabled state setting control data
- FC0 to FC2Common and segment output waveform frame frequency control data
- CT0 to CT2 ····· Display contrast setting control data

Control Data Functions

1. OC ... RC oscillator operating mode/external clock operating mode switching control data

This control data bit selects the OSC pin function (RC oscillator operating mode or external clock operating mode)

OC	OSC pin function
0	RC oscillator operating mode
1	External clock operating mode

Note: If RC oscillator operating mode is selected, connect an external resistor ROSC and an external capacitor COSC to the OSC pin.

2. PC90, PC91 ... General-purpose output port/clock output port/segment output port switching control data These control data bits swithes the functions of the P9/S77 output pin between the general-purpose output port, the clock output port, and the segment output port.

Contro	ol data	
PC90	PC91	The state of P9/S77 output pin
0	0	General-purpose output port (P9) ("L" level output)
1	0	General-purpose output port (P9) ("H" level output)
0	1	Clock output port (P9) (Clock frequency is $f_{OSC}/2$ or $f_{CK}/2$)
1	1	Segment output port (S77)

Note: If the sleep mode is set, the P5/S57 output pin can not be used as the clock output port.

3. S0, S1 ... Sleep control data

These control data bits switch between normal mode and sleep mode, and set the states of the KS1 to KS6 key scan output during key scan standby.

Contro	ol data		OSC pin state	Segment		Output pin states during key scan standby							
S0	S1	Mode	(RC oscillator or acceptance of the external clock signal)	(RC oscillator or acceptance of the external output	KS1	KS2	KS3	KS4	KS5	KS6			
0	0	Normal	Operating	Operating	Н	Н	Н	Н	Н	Н			
0	1	Sleep	Stopped	L	L	L	L	L	L	Н			
1	0	Sleep	Stopped	L	L	L	L	L	H	Н			
1	1	Sleep	Stopped	L	Н	Н	Н	Н	Н	Н			

Note: This assumes that the KS1/S75 and KS2/S76 output pins are selected for key scan output.

4. K0, K1 ... Key scan output/segment output switching control data

These control data bits switch the functions of the KS1/S75 and KS2/S76 output pins between the key scan output and the segment output.

Control data		Output p	oin state	Maximum number		
К0	K1	KS1/S75	KS2/S56	of input keys		
0	0	KS1	KS2	30		
0	1	S75	KS2	25		
1	х	S75	S76	20		

Note: KSn (n=1 or 2): Key scan output Sn (n=75 or 76): Segment output

X : don't care

5. P0 to P3 ... Segment output port/general-purpose output port switching control data These control data bits switch the functions of the S1/P1 to S8/P8 output pins between the segment output port and the general-purpose output port.

	Contro	ol data		Output pin state							
P0	P1	P2	P3	S1/P1	S2/P2	S3/P3	S4/P4	S5/P5	S6/P6	S7/P7	S8/P8
0	0	0	0	S1	S2	S3	S4	S5	S6	S7	S8
0	0	0	1	P1	S2	S3	S4	S5	S6	S7	S8
0	0	1	0	P1	P2	S3	S4	S5	S6	S7	S8
0	0	1	1	P1	P2	P3	S4	S5	S6	S7	S8
0	1	0	0	P1	P2	P3	P4	S5	S6	S7	S8
0	1	0	1	P1	P2	P3	P4	P5	S6	S7	S8
0	1	1	0	P1	P2	P3	P4	P5	P6	S7	S8
0	1	1	1	P1	P2	P3	P4	P5	P6	P7	S8
1	0	0	0	P1	P2	P3	P4	P5	P6	P7	P8

Note: Sn (n=1 to 8): Segment output port

Pn (n=1 to 8): General-purpose output port

The table below lists the correspondence between the display data and the output pins when these pins are selected to be general-purpose output ports.

Output pin	Correspondence display data				
Output pin	1/4 duty	1/3 duty			
S1/P1	D1	D1			
S2/P2	D5	D4			
S3/P3	D9	D7			
S4/P4	D13	D10			
S5/P5	D17	D13			
S6/P6	D21	D16			
S7/P7	D25	D19			
S8/P8	D29	D22			

For example, if the circuit is operated in 1/4 duty and the S4/P4 output pin is selected to be a general-purpose output port, the S4/P4 output pin will output a high level when the display data D13 is 1, and will output a low level when D13 is 0.

6. SC ... Segment on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

7. KSC ... Key scan operation enabled/disabled state setting control data

This control data bit enables or disables key scan operation.

KSC	Key scan operating state
0	Key scan operation enabled (A key scan operation is performed if any key on the lines corresponding to KS1 to KS6 pin which is set high is pressed.)
1	Key scan operation disabled (No key scan operation is performed, even if any of the keys in the key matrix are pressed. If this state is set up, the key data is forcibly reset to 0 and the key data read request is also cleared. (DO is set high.))

C	Control dat	a	Frame frequency
FC0	FC0 FC1 FC2		f _O [Hz]
1	1 1 0		f _{OSC} /768, f _{CK} /768
1	1 1 1		f _{OSC} /576, f _{CK} /576
0	0	0	f _{OSC} /384, f _{CK} /384
0	0	1	f _{OSC} /288, f _{CK} /288
0	0 1 0		f _{OSC} /192, f _{CK} /192

8. FC0 to FC2 ... Common and segment output waveform frame frequency control data These control data bits set the common and segment output waveform frequency.

9. CT0 to CT2 ... Display contrast setting control data Set the display contrast with this control data.

CT0 to CT2: Sets the display contrast (7 steps)

CT0	CT1	CT2	LCD drive 3/3 bias voltage V _{DD} 0 level					
0	0	0	1.00V _{DD} =V _{DD} -(0.05V _{DD} ×0)					
1	0	0	0.95V _{DD} =V _{DD} -(0.05V _{DD} ×1)					
0	1	0	0.90V _{DD} =V _{DD} -(0.05V _{DD} ×2)					
1	1	0	0.85V _{DD} =V _{DD} -(0.05V _{DD} ×3)					
0	0	1	0.80V _{DD} =V _{DD} -(0.05V _{DD} ×4)					
1	0	1	0.75V _{DD} =V _{DD} -(0.05V _{DD} ×5)					
0	1	1	0.70V _{DD} =V _{DD} -(0.05V _{DD} ×6)					

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it can also be adjusted by modifying the supply pin V_{DD} voltage level.

Display Data and Output Pin Correspondence

Output pin	COM1	COM2	COM3	COM4	Output pin	COM1	COM2	COM3	С
S1/P1	D1	D2	D3	D4	S26	D101	D102	D103	C
S2/P2	D5	D6	D7	D8	S27	D105	D106	D107	D
S3/P3	D9	D10	D11	D12	S28	D109	D110	D111	D
S4/P4	D13	D14	D15	D16	S29	D113	D114	D115	D
S5/P5	D17	D18	D19	D20	S30	D117	D118	D119	D
S6/P6	D21	D22	D23	D24	S31	D121	D122	D123	D
S7/P7	D25	D26	D27	D28	S32	D125	D126	D127	D
S8/P8	D29	D30	D31	D32	S33	D129	D130	D131	D
S9	D33	D34	D35	D36	S34	D133	D134	D135	D
S10	D37	D38	D39	D40	S35	D137	D138	D139	D
S11	D41	D42	D43	D44	S36	D141	D142	D143	D
S12	D45	D46	D47	D48	S37	D145	D146	D147	D
S13	D49	D50	D51	D52	S38	D149	D150	D151	D
S14	D53	D54	D55	D56	S39	D153	D154	D155	D
S15	D57	D58	D59	D60	S40	D157	D158	D159	D
S16	D61	D62	D63	D64	S41	D161	D162	D163	D
S17	D65	D66	D67	D68	S42	D165	D166	D167	D
S18	D69	D70	D71	D72	S43	D169	D170	D171	D
S19	D73	D74	D75	D76	S44	D173	D174	D175	D
S20	D77	D78	D79	D80	S45	D177	D178	D179	D
S21	D81	D82	D83	D84	S46	D181	D182	D183	D
S22	D85	D86	D87	D88	S47	D185	D186	D187	D
S23	D89	D90	D91	D92	S48	D189	D190	D191	D
S24	D93	D94	D95	D96	S49	D193	D194	D195	D
S25	D97	D98	D99	D100	S50	D197	D198	D199	D

Note: This is for the case where the S1/P1 to S8/P8, KS1/S75, KS2/S76, P9/S77 output pins are selected for use as segment outputs.

Continued on next page.

Output pin	COM1	COM2	COM3	COM4
S51	D201	D202	D203	D204
S52	D205	D206	D207	D208
S53	D209	D210	D211	D212
S54	D213	D214	D215	D216
S55	D217	D218	D219	D220
S56	D221	D222	D223	D224
S57	D225	D226	D227	D228
S58	D229	D230	D231	D232
S59	D233	D234	D235	D236
S60	D237	D238	D239	D240
S61	D241	D242	D243	D244
S62	D245	D246	D247	D248
S63	D249	D250	D251	D252

Output pin	COM1	COM2	COM3	COM4
S64	D253	D254	D255	D256
S65	D257	D258	D259	D260
S66	D261	D262	D263	D264
S67	D265	D266	D267	D268
S68	D269	D270	D271	D272
S69	D273	D274 D275		D276
S70	D277	D278	D279	D280
S71	D281	D282	D283	D284
S72	S72 D285 D2		D287	D288
S73	D289	D290	D291	D292
KS1/S75	D293	D294	D295	D296
KS2/S76	D297	D298	D299	D300
P9/S77	D301	D302	D303	D304

Note: This is for the case where the S1/P1 to S8/P8, KS1/S75, KS2/S76, P9/S77 output pins are selected for use as segment outputs.

For example, the table below lists the segment output states for the S11 output pin.

Display data			Output pip state (\$11)		
D41	D42	D43	D44	Output pin state (S11)	
0	0	0	0	The LCD segments for COM1, COM2, COM3 and COM4 are off.	
0	0	0	1	The LCD segment for COM4 is on.	
0	0	1	0	The LCD segment for COM3 is on.	
0	0	1	1	The LCD segments for COM3 and COM4 are on.	
0	1	0	0	The LCD segment for COM2 is on.	
0	1	0	1	The LCD segments for COM2 and COM4 are on.	
0	1	1	0	The LCD segments for COM2 and COM3 are on.	
0	1	1	1	The LCD segments for COM2, COM3 and COM4 are on.	
1	0	0	0	The LCD segment for COM1 is on.	
1	0	0	1	The LCD segments for COM1 and COM4 are on.	
1	0	1	0	The LCD segments for COM1 and COM3 are on.	
1	0	1	1	The LCD segments for COM1, COM3 and COM4 are on.	
1	1	0	0	The LCD segments for COM1 and COM2 are on.	
1	1	0	1	The LCD segments for COM1, COM2 and COM4 are on.	
1	1	1	0	The LCD segments for COM1, COM2 and COM3 are on.	
1	1	1	1	The LCD segments for COM1, COM2, COM3 and COM4 are on.	

2.	1/3	duty
----	-----	------

. 1/5 uuty								
Output pin	COM1	COM2	COM3] [Output pin	COM1	COM2	COM3
S1/P1	D1	D2	D3		S40	D118	D119	D120
S2/P2	D4	D5	D6		S41	D121	D122	D123
S3/P3	D7	D8	D9		S42	D124	D125	D126
S4/P4	D10	D11	D12		S43	D127	D128	D129
S5/P5	D13	D14	D15		S44	D130	D131	D132
S6/P6	D16	D17	D18		S45	D133	D134	D135
S7/P7	D19	D20	D21		S46	D136	D137	D138
S8/P8	D22	D23	D24		S47	D139	D140	D141
S9	D25	D26	D27		S48	D142	D143	D144
S10	D28	D29	D30		S49	D145	D146	D147
S11	D31	D32	D33		S50	D148	D149	D150
S12	D34	D35	D36		S51	D151	D152	D153
S13	D37	D38	D39		S52	D154	D155	D156
S14	D40	D41	D42		S53	D157	D158	D159
S15	D43	D44	D45		S54	D160	D161	D162
S16	D46	D47	D48		S55	D163	D164	D165
S17	D49	D50	D51		S56	D166	D167	D168
S18	D52	D53	D54		S57	D169	D170	D171
S19	D55	D56	D57		S58	D172	D173	D174
S20	D58	D59	D60		S59	D175	D176	D177
S21	D61	D62	D63		S60	D178	D179	D180
S22	D64	D65	D66		S61	D181	D182	D183
S23	D67	D68	D69		S62	D184	D185	D186
S24	D70	D71	D72		S63	D187	D188	D189
S25	D73	D74	D75		S64	D190	D191	D192
S26	D76	D77	D78		S65	D193	D194	D195
S27	D79	D80	D81		S66	D196	D197	D198
S28	D82	D83	D84		S67	D199	D200	D201
S29	D85	D86	D87		S68	D202	D203	D204
S30	D88	D89	D90		S69	D205	D206	D207
S31	D91	D92	D93		S70	D208	D209	D210
S32	D94	D95	D96		S71	D211	D212	D213
S33	D97	D98	D99		S72	D214	D215	D216
S34	D100	D101	D102		S73	D217	D218	D219
S35	D103	D104	D105	1	COM4/S74	D220	D221	D222
S36	D106	D107	D108	1	KS1/S75	D223	D224	D225
S37	D109	D110	D111	1	KS2/S76	D226	D227	D228
S38	D112	D113	D114	1	P9/S77	D229	D230	D231
S39	D115	D116	D117	- ^L		1		1

Note: This is for the case where the S1/P1 to S8/P8, KS1/S75, KS2/S76, P9/S77 output pins are selected for use as segment outputs.

For example, the table below lists the segment output states for the S11 output pin.

Display data					
D31	D32	D33	Output pin state (S11)		
0	0	0	The LCD segments for COM1, COM2, and COM3 are off.		
0	0	1	The LCD segment for COM3 is on.		
0	1	0	The LCD segment for COM2 is on.		
0	1	1	The LCD segments for COM2 and COM3 are on.		
1	0	0	The LCD segment for COM1 is on.		
1	0	1	The LCD segments for COM1 and COM3 are on.		
1	1	0	The LCD segments for COM1 and COM2 are on.		
1	1	1	The LCD segments for COM1, COM2 and COM3 are on.		

Serial Data Output



• SA …… Sleep acknowledge data

Note: If a key data read operation is executed when DO is high (DO does not generate a key data read request output), the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

Output Data

1. KD1 to KD30 ... Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 output pins and KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.

	KI1	KI2	KI3	Kl4	KI5
KS1/S75	KD1	KD2	KD3	KD4	KD5
KS2/S76	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30

When the KS1/S75 and KS2/S76 output pins are selected to be segment outputs by control data bits K0 and K1 and a key matrix of up to 20 keys is formed using the KS3 to KS6 output pins and the K11 to K15 input pins, the KD1 to KD10 key data bits will be set to 0.

2. SA ... Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in sleep mode and 0 in normal mode.

Sleep Mode Functions

Sleep mode is set up by setting S0 or S1 in the control data to 1. When sleep mode is set up, both the segment and common outputs will go to the low level. In RC oscillator operating mode (OC=0), the oscillator on the OSC pin will stop (although it will operate during key scan operations), and in exeternal clock operating mode (OC=1), acceptance of the external clock signal on the OSC pin will stop (although the clock signal will be accepted during key scan operations). Thus this mode reduces power consumption. However, the S1/P1 to S8/P8, P9/S77 output pins can be used as general-purpose output ports under control of the P0 to P3, PC90 and PC91 bits in the control data even in sleep mode (The P9/S77 output pin can not be used as clock output port). Sleep mode is cancelled by setting both S0 and S1 in control data to 0.

Key Scan Operation Functions

1. Key scan timing

The key scan period is 288T[s]. To reliably determine the on/off state of the keys, the LC75806PT scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 615T[s] after starting a key scan. If the key data does not agree and a key was pressed at that point, it scans the keys again. Thus the LC75806PT cannot detect a key press shorter than 615T[s].



Note: *4. These are set to the high or low level by the S0 and S1 bits in the control data. Key scan output signals are not output from pins that are set to the low level.

2. Normal mode, when key scan operations are enabled

- (1) The KS1 to KS6 pins are set high. (See the description of the control data.)
- (2) When a key is pressed, a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- (3) If a key is pressed for longer than 615T[s] (Where T=1/fOSC or T=1/fCK), the LC75806PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- (4) After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75806PT performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and $10k\Omega$).



3. Sleep mode, when key scan operations are enabled

(1) The KS1 to KS6 pins are set to high or low level by the S0 and S1 bits in the control data.

- (See the description of the control data.)
- (2) If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, the oscillator on the OSC pins starts in RC oscillator operating mode (the IC starts accepting the external clock signal in external clock operating mode) and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- (3) If a key is pressed for longer than 615T[s] (Where T=1/f_{OSC} or T=1/f_{CK}), the LC75806PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- (4) After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75806PT performs another key scan. However, this does not clear sleep mode. Also note that DO, being an opendrain output, requires a pull-up resistor (between 1 and 10kΩ).
- (5) Sleep mode key scan example

Example: S0=0, S1=1 (Sleep with only KS6 high)



When any one of these keys is pressed, the oscillator on the OSC pins starts in RC oscillator operating mode (the IC starts accepting the external clock signal in external clock operating mode) and a key scan operation is performed.

Note: *5. These diodes are required to reliably recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.



- 4. Normal/sleep mode, when key scan operations are disabled
- (1) The KS1 to KS6 pins are set to high or low level by the S0 and S1 bits in the control data.
- (2) No key scan operation is performed, whichever key is pressed.
- (3) If the key scan disabled state (KSC=1 in the control data) is set during a key scan, the key scan is stopped.
- (4) If the key scan disabled state (KSC=1 in the control data) is set when a key data read request (a low level on DO) is output to the controller, all the key data is set to 0 and the key data read request is cleared (DO is set high). Note that DO, being an open-drain output, requires a pull-up resister (between 1 to 10kΩ).
- (5) The key scan disabled state is cleared by setting KSC in the control data to 0.



Multiple Key Presses

Although the LC75806PT is capable of key scanning without inserting diodes for dual key presses, triple key presses on the K11 to K15 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

1/4 Duty, 1/3 Bias Drive Technique

COM1

COM2

COM3

COM4

LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are turned off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when LCD segments corresponding to COM1 and COM2 are on.

LCD driver output when only LCD segments corresponding to COM3 are on.

LCD driver output when LCD segments corresponding to COM1 and COM3 are on.

LCD driver output when LCD segments corresponding to COM2 and COM3 are on.

LCD driver output when LCD segments corresponding to COM1, COM2, and COM3 are on.

LCD driver output when only LCD segments corresponding to COM4 are on.

LCD driver output when LCD segments corresponding to COM2 and COM4 are on.

LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are on.

Image: Constrained intermediate interme	f _O [Hz]	
Image:		— V _{DD} 0 — V _{DD} 1
- - VDD0 - - - - - - - - - - - - - - - - - - - - - - -		— V _{DD} 2
Image:		— V _{DD} 0
- - - - VDD0 - - VD0 - VD0 - - - VD0 - VD0 - - - - VD0 - VD0 - - - - - VD0 - VD0 - - - - - - VD0 - VD0 - - - - - - VD0 - VD0 - - - - - - VD0 - VD0 - - - - - - VD0 - <td></td> <td>— V_{DD}2</td>		— V _{DD} 2
		— V _{DD} 0
- - - - VDD0 - - VDD0 - VDD0 - - VDD0 - VDD0 - - - VDD0 - VDD0 - - - - VDD0 - VDD0 - - - - - VDD0 - VDD0 - - - - - - VDD0 - VDD0 - - - - - - VDD0 - VDD0 - - - - - - VDD0 - VDD0 - - - - - - - VDD0 - VDD0 - - - - - - - VDD0 - V		— V _{DD} 2
Image:		— V _{DD} 0
Image: Second		— V _{DD} 2
Image:		— V _{DD} 0
Image: Construction of the construc		– – V _{DD} 2
Image: Construction of the construc		— V _{DD} 0
		— V _{DD} 1
Image: Constraint of the constraint		— 0V
Image:		— V _{DD} 1
Image: Constraint of the second se		— 0V
		— V _{DD} 1
Image: Construction of the second		— 0V
		— V _{DD} 1
Image:		— 0V
		— V _{DD} 1
		— 0V
		— V _{DD} 1
		— 0V
		— V _{DD} 1
$ \begin{array}{c} - & - & - & - & - & - & - & - & - & - $		— 0V
$ \begin{bmatrix} & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & &$		— V _{DD} 1
$ \begin{bmatrix} 1 \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\$		— 0V
$ \begin{bmatrix} 1 \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\$		— V _{DD} 1
		— V _{DD} 2 — 0V
		— V _{DD} 1
		— V _{DD} 2

Control data	а	Common and segment output waveform
FC1	FC2	frame frequency f _O [Hz]
1	0	f _{OSC} /768, f _{CK} /768
1	1	f _{OSC} /576, f _{CK} /576
0	0	f _{OSC} /384, f _{CK} /384
0	1	f _{OSC} /288, f _{CK} /288
1	0	f _{OSC} /192, f _{CK} /192

1/3 Duty, 1/3 Bias Drive Technique



(Control data	a	Common and segment output waveform
FC0	FC1	FC2	frame frequency f _O [Hz]
1	1	0	f _{OSC} /768, f _{CK} /768
1	1	1	f _{OSC} /576, f _{CK} /576
0	0	0	f _{OSC} /384, f _{CK} /384
0	0	1	f _{OSC} /288, f _{CK} /288
0	1	0	f _{OSC} /192, f _{CK} /192

Clock Signal Output Waveform

Control data			
PC90	PC91	The state of P9/S77 output pin	
0	1	Clock output port (P9) (Clock frequency is f _{OSC} /2 or f _{CK} /2)	



Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when power is first applied and when the voltage drops, i.e., when the power supply voltage is less than or equal to the power down detection voltage V_{DET} , which is 2.3V, typical. To assure that this function operates reliably, a capacitor must be added to the power supply line so that the power supply voltage V_{DD} rise time when the power is first applied and the power supply voltage V_{DD} fall time when the voltage drops are both at least 1ms. (See Figure 5 and Figure 6.)

System Reset

The LC75806PT supports the reset methods described below. When a system reset is applied, display is turned off, key scanning is stopped, all the key data is reset to low, and the general-purpose output ports are fixed at the low level (The S1/P1 to S8/P8 pins are forcibly set to the segment output port function and fixed at the low level. The P9/S77 pin is forcibly set to the general-purpose output port function and fixed at the low level). When the reset is cleared, display is turned on, key scanning is enabled and the general-purpose output ports state setting is enabled.

1. Reset methods

(1) Reset method by the voltage detection type reset circuit (V_{DET})

If at least 1ms is assured as the supply voltage V_{DD} rise time when power is applied, a system reset will be applied by the V_{DET} output signal when the supply voltage is brought up. If at least 1 ms is assured as the supply voltage V_{DD} fall time when power drops, a system reset will be applied in the same manner by the V_{DET} output signal when the supply voltage is lowered. Note that the reset is cleared at the point when all the serial data (1/4 duty: the display data D1 to D304 and the control data, 1/3 duty: the display data D1 to D231 and the control data) has been transferred, i.e., on the fall of the CE signal on the transfer of the last direction data, after all the direction data has been transferred. (See Figure 5 and Figure 6.)



[Figure 5]

• 1/3 duty



(2) Reset method by the $\overline{\text{RES}}$ pin

When power is applied, a system reset is applied by setting the $\overline{\text{RES}}$ pin low level. The reset is cleared by setting the $\overline{\text{RES}}$ pin high level after all the serial data (1/4 duty: the display data D1 to D304 and the control data, 1/3 duty: the display data D1 to D231 and the control data) has been transferred.

In the allowable operating range (V_{DD}=4.5 to 6.0V), A reset is applied by setting the $\overline{\text{RES}}$ pin low level. and the reset is cleared by setting the $\overline{\text{RES}}$ pin high level.

- 2. Internal block states during the reset period
- CLOCK GENERATOR
 - A reset is applied and either the OSC pin oscillator is stopped or external clock reception is stopped
- COMMON DRIVER, SEGMENT DRIVER & LATCH

A reset is applied and the display is turned off. However, display data can be input to the latch circuit in this state. • CONTRAST ADJUSTER

- A reset is applied and the display contrast adjustment circuit operation is disabled.
- KEY SCAN

A reset is applied, the circuit is set to the initial state, and at the same time the key scan operation is disabled.

• KEY BUFFER

A reset is applied and all the key data is set to low.

• GENERAL PURPOSE PORT

A reset is applied, the circuit is set to the initial state.

• CCB INTERFACE, SHIFT REGISTER, CONTROL REGISTER

Since serial data transfer is possible, these circuits are not reset.



3. Pin states during the reset period

Pin	State during reset
S1/P1 to S8/P8	L *6
S9 to S73	L
COM1 to COM3	L
COM4/S74	L *7
KS1/S75, KS2/S76	L *6
KS3 to KS6	L *8
P9/S77	L *9
OSC	Z *10
DO	H *11

Note: *6. These output pins are forcibly set to the segment output function and held low.

- *7. This output pin is forcibly set to the common output function and held low.
- *8. These output pins are forcibly held fixed at the low level.
- *9. This output pin is forcibly set to the general-purpose output port function and held low.
- *10. This I/O pin is forcibly set to the high-impedance state.
- *11.Since this output pin is an open-drain output, a pull-up resistor of between 1 and $10k\Omega$ is required. This pin remains high during the reset period even if a key data read operation is performed.

Notes on the OSC Pin Peripheral Circuit

1. RC oscillator operationg mode (Control data bit OC=0)

When RC oscillator operationg mode is selected, an external resistor ROSC and an external capacitor COSC must be connected between the OSC pin and GND.



2. External clock operating mode (Control data bit OC=1)

When selecting the external clock operating mode, connect a current protection resistor Rg (4.7 to $47k\Omega$) between the OSC pin and the external clock output pin (external oscillator). Determine the value of the resistance according to the maximum allowable current value of the external clock output pin. Also make sure that the waveform of the external clock is not excessively distorted.



Sample Application Circuit 1

1/4 duty, 1/3 bias



- Note: *12. Add a capacitor to the power supply line so that the power supply voltage V_{DD} rise time when power is applied and the power supply voltage V_{DD} fall time when power drops are both at least 1ms, as the LC75806PT is reset by the V_{DET} .
 - *13. If the $\overline{\text{RES}}$ pin is not used for system reset, it must be connected to the power supply VDD.
 - *14. When RC oscillator operating mode is used, the external resistor R_{OSC} and the external capacitor C_{OSC} must be connected between the OSC pin and GND, and when external clock operating mode is selected the current protection resistor Rg (4.7 to 47k Ω) must be connected between the OSC pin and the external clock output pin (external oscillator). (See the section on the OSC pin peripheral circuit.)
 - *15. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *16. The pins to be connected to the controller (CE, CL, DI, DO, $\overline{\text{RES}}$) can handle 3.3V or 5V.

Sample Application Circuit 2

1/3 duty, 1/3 bias



- Note: *12. Add a capacitor to the power supply line so that the power supply voltage V_{DD} rise time when power is applied and the power supply voltage V_{DD} fall time when power drops are both at least 1ms, as the LC75806PT is reset by the V_{DET}.
 - *13. If the $\overline{\text{RES}}$ pin is not used for system reset, it must be connected to the power supply V_{DD}.
 - *14. When RC oscillator operating mode is used, the external resistor R_{OSC} and the external capacitor C_{OSC} must be connected between the OSC pin and GND, and when external clock operating mode is selected the current protection resistor Rg (4.7 to 47k Ω) must be connected between the OSC pin and the external clock output pin (external oscillator). (See the section on the OSC pin peripheral circuit.)
 - *15. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *16. The pins to be connected to the controller (CE, CL, DI, DO, $\overline{\text{RES}}$) can handle 3.3V or 5V.

Notes on Transferring Display Data from The Controller

When using the LC75806PT in 1/4 duty, applications transfer the display data (D1 to D304) in four operations, and in 1/3 duty, they transfer the display data (D1 to D231) in three operations. In either case, applications should transfer all of the display data within 30ms to maintain the quality of displayed image.

Notes on the Controller Key Data Read Techniques

- 1. Timer based key data acquisition
- (1) Flowchart



(2) Timing chart



- t3 Key scan execution time when the key data agreed for two key scans. (615T[s])
- t4 Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230T[s])
- t5 ····· Key address (43H) transfer time

t6 ····· Key data read time

$$T = \frac{1}{f_{OSC}} = \frac{1}{f_{CK}}$$

(3) Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every t7 period without fail. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation.

The period t7 in this technique must satisfy the following condition.

t7>t4+t5+t6

If a key data read operation is executed when DO is high (DO does not generate a key data read request output), the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

2. Interrupt based key data acquistion

(1) Flowchart



(2) Timing chart



- t3 \cdots Key scan execution time when the key data agreed for two key scans. (615T[s])
- t4 ····· Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230T[s])
- t5 ····· Key address (43H) transfer time
- t6 ····· Key data read time

$$T = \frac{1}{f_{OSC}} = \frac{1}{f_{CK}}$$

(3) Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t8 has elapsed by checking the DO state when CE is low and reading the key data. The period t8 in this technique must satisfy the following condition.

t8>t4

If a key data read operation is executed when DO is high (DO does not generate a key data read request output), the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

About Data Communication Method with The Controller

1. About data communication method of 4 line type CCB format

The 4 line type CCB format is the data communication method of before. The LC75806PT must connect to the controller as followings.



2. About data communication method of 3 line type CCB format

The 3 line type CCB format is the data communication method that made a common use of the data input DI in the data output DO. The LC75806PT must connect to the controller as followings.



In this case, Applications must transfer the data communication start command before the serial data input (CCB address "42H", display data and control data transfer) or serial data output (CCB address "43H" transfer, key data read) to avoid the collision of the data input signal DI and the data output signal DO.

Then applications must transfer the data communication stop command when the controller wants to detect the key data read request signal (a low level on DO) during a movement stop of the serial data input and the serial data output.



Data Communication Flowchart of 4 Line Type or 3 Line Type CCB Format

1. Flowchart of the initial setting when power is turned on.



2. Flowchart of the serial data input



Note: The flowchart of initial setting when power is turned on is same regardless of the 4 line type or 3 line type CCB format. Take explanation about "system reset" into account.

Note: *19. In the case of the 4 line type CCB format, the transfers of data communication start command and data communication stop command are unnecessary, and, in the case of the 3 line type CCB format, these transfers are necessary.

3. Flowchart of the serial data output



- Note: *20. In the case of the 4 line type CCB format, the transfer of data communication start command is unnecessary, and, in the case of the 3 line type CCB format, the transfer is necessary.
 - *21. Because the serial data output has the role of the data communication stop command, it is not necessary to transfer the data communication stop command some other time.

Key on

CCB address

(43H)

Serial data output

(Key data read)

*22

Key data read

request

Key on

Key scan execution

*22

Key data read

request

CCB address

(43H)

Serial data output

(Key data read)

Timing Chart of 4 Line Type and 3 Line Type CCB Format











2. Timing chart of 3 line type CCB format

<Example 1>



Note: *22. When the key data agrees for two key scans, the key scan execution time is 615T[s]. And, when the key data does not agree for two key scans and the key scan is executed again, the key scan execution time is 1230T[s].

 $T = \frac{1}{f_{OSC}} = \frac{1}{f_{CK}}$

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)	
LC75806PT-H	TQFP100 14x14 / TQFP100 (Pb-Free / Halogen Free)	450 / Tray JEDEC	
LC75806PTS-H	TQFP100 14x14 / TQFP100 (Pb-Free / Halogen Free)	90 / Tray JEDEC	

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized vere were if such claim allege