

## CY7C106D CY7C1006D

# 1-Mbit (256 K × 4) Static RAM

#### Features

- Pin- and function-compatible with CY7C106B/CY7C1006B
- High speed □ t<sub>AA</sub> = 10 ns
- Low active power □ I<sub>CC</sub> = 80 mA @ 10 ns
- Low CMOS standby power □ I<sub>SB2</sub> = 3.0 mA
- 2.0 V Data Retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- TTL-compatible inputs and outputs
- CY7C106D available in Pb-free 28-pin 400-Mil wide Molded SOJ package. CY7C1006D available in Pb-free 28-pin 300-Mil wide Molded SOJ package

#### **Functional Description**

The CY7C106D  $^{[1]}$  and CY7C1006D  $^{[1]}$  are high-performance CMOS static RAMs organized as 262,144 words by 4 bits. Easy

#### Logic Block Diagram

<u>memory</u> expansion is provided by an <u>active LOW</u> Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and tri-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when the devices are deselected. The four input and output pins ( $\text{IO}_0$  through  $\text{IO}_3$ ) are placed in a high-impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- When the write operation is active (CE and WE LOW)

<u>Write</u> to the device by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the four IO pins (IO<sub>0</sub> through IO<sub>3</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

Read from the device by taking Chip Enable  $\overline{(CE)}$  and Output Enable  $\overline{(OE)}$  LOW while forcing Write Enable  $\overline{(WE)}$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the four IO pins.

Both CY7C106D and CY7C1006D devices are suitable for interfacing with processors that have TTL I/P levels. They are not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.



#### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

**Cypress Semiconductor Corporation** Document Number: 38-05459 Rev. \*I 198 Champion Court



## Contents

Pin Configurations	
Selection Guide	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	12
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	16



## **Pin Configurations**

#### Figure 1. 28-pin SOJ pinout (Top View) <sup>[2]</sup>

A <sub>0</sub> [ A <sub>1</sub> [ A <sub>2</sub> [ A <sub>3</sub> [ A <sub>4</sub> [ A <sub>5</sub> [ A <sub>6</sub> [ A <sub>7</sub> [ A <sub>8</sub> [ A <sub>9</sub> [ A <sub>10</sub> [	○ 1 2 3 4 5 6 7 8 9 10 11	28 27 26 25 24 23 22 21 20 19 18	V <sub>CC</sub> A <sub>17</sub> A <sub>16</sub> A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> A <sub>12</sub> A <sub>11</sub> NC IO <sub>3</sub> IO <sub>2</sub>
A <sub>9</sub>	10	19	$IO_3$

#### **Selection Guide**

	CY7C106D-10 CY7C1006D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum Standby Current	3	mA

Note
2. NC pins are not connected on the die.



#### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 °C to +150 °C	
Ambient Temperature with Power Applied–55 °C to +125 °C	
Supply Voltage on V <sub>CC</sub> Relative to GND $^{[3]}$ –0.5 V to +6.0 V	
DC Voltage Applied to Outputs in High Z State $^{[3]}$ 0.5 V to V $_{CC}$ + 0.5 V	

DC Input Voltage [3]	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015) .	> 2001 V
Latch-up Current	> 200 mA

## **Operating Range**

Range	<sup>3</sup> Temperature		Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Parameter Description Test Cond		Test Conditions		7C106D-10 7C1006D-10	
				Min	Max	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA		2.4	-	V
		I <sub>OH</sub> = -0.1 mA		-	3.4 <sup>[4]</sup>	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage [3]			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_{I} \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disable	$GND \leq V_I \leq V_{CC}$ , Output Disabled		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max, I_{OUT} = 0 mA,$	100 MHz	_	80	mA
		$f = f_{max} = 1/t_{RC}$	83 MHz	_	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	$\begin{array}{l} \text{Max } V_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL},  f = f_{max} \end{array}$		_	10	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	$ \begin{array}{l} \mbox{Max V}_{CC}, \overline{CE} \geq V_{CC} - 0.3 \ \mbox{V}, \\ \mbox{V}_{IN} \geq V_{CC} - 0.3 \ \mbox{V or V}_{IN} \leq 0.3 \end{array} $	V, f = 0	-	3	mA

Note
3. V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
4. Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



#### Capacitance

Parameter <sup>[5]</sup>	Description	Test Conditions	Мах	Unit
C <sub>IN</sub> : Addresses	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	7	pF
C <sub>IN</sub> : Controls			10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

#### **Thermal Resistance**

Parameter <sup>[5]</sup>	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	58.76	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		40.84	40.54	°C/W

#### AC Test Loads and Waveforms





High Z characteristics:



#### Notes

- 5. Tested initially and after any design or process changes that may affect these parameters.
- AC characteristics (except High Z) are tested using the load conditions shown in part (a) of Figure 2. High Z characteristics are tested for all speeds using the test load shown in part (c) of Figure 2.



#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for Data Retention		2.0	-	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	_	3	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0	-	ns
t <sub>R</sub> <sup>[8, 9]</sup>	Operation Recovery Time		t <sub>RC</sub>	-	ns

#### **Data Retention Waveform**



- Notes
  7. Tested initially and after any design or process changes that may affect these parameters.
  8. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.

9.  $t_r \leq 3$  ns for all speeds.



#### **Switching Characteristics**

Over the Operating Range <sup>[10]</sup>

Parameter	7C Description 7C	7C10 7C10	06D-10 06D-10	Unit
		Min	Max	
Read Cycle				
t <sub>power</sub> <sup>[11]</sup>	V <sub>CC</sub> (typical) to the first access	100	-	μS
t <sub>RC</sub>	Read Cycle Time	10	-	ns
t <sub>AA</sub>	Address to Data Valid	-	10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	-	ns
t <sub>ACE</sub>	CE LOW to Data Valid	-	10	ns
t <sub>DOE</sub>	OE LOW to Data Valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12, 13]</sup>	-	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[13]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[12, 13]</sup>	-	5	ns
t <sub>PU</sub> <sup>[14]</sup>	CE LOW to Power-Up	0	_	ns
t <sub>PD</sub> <sup>[14]</sup>	CE HIGH to Power-Down	-	10	ns
Write Cycle [1	5, 16]			ł
t <sub>WC</sub>	Write Cycle Time	10	-	ns
t <sub>SCE</sub>	CE LOW to Write End	7	_	ns
t <sub>AW</sub>	Address Set-Up to Write End	7	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Set-Up to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	7	-	ns
t <sub>SD</sub>	Data Set-Up to Write End	6	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[13]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[12, 13]</sup>	-	5	ns

Notes

10. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
 t<sub>PZOE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads and Waveforms on page 5. Transition is measured when the outputs enter a high impedance state.

At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 This parameter is guaranteed by design and is not tested.

14. This parameter is guaranteed by design and is not tested. 15. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 16. The minimum write cycle time for Write Cycle No. 3 (WE controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .



#### **Switching Waveforms**







Notes

<sup>17.</sup> Device is continuously selected,  $\overline{OE}$  and  $\overline{CE} = V_{IL}$ . 18. WE is HIGH for read cycle. 19. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



#### Switching Waveforms (continued)



Figure 6. Write Cycle No. 1 (CE Controlled) <sup>[20, 21]</sup>





Notes \_\_\_\_\_\_ 20. If CE goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state. 21. Data IO is high impedance if  $\overline{\text{OE}} = V_{\text{IH}}$ .



#### Switching Waveforms (continued)



**Notes** 22. The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>. 23. Data IO is high impedance if  $\overline{OE} = V_{IH}$ .



#### **Truth Table**

CE	OE	WE	Input/Output	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

#### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C106D-10VXI	51-85032	28-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1006D-10VXI	51-85031	28-pin (300-Mil) Molded SOJ (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**





## Package Diagrams

Figure 9. 28-pin SOJ (300 Mils) V28.3 (Molded SOJ V21) Package Outline, 51-85031

NDTE :

- 1. JEDEC STD REF MOO88
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN.



51-85031 \*E



## Package Diagrams (continued)





1. PACKAGE WEIGHT : 1.24g

2. JEDEC REFERENCE : MS-027

51-85032 \*E



## Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal-Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SOJ	Small Outline J-lead
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
WE	Write Enable

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
μs	microsecond	
mA	milliampere	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



## **Document History Page**

Document Title: CY7C106D/CY7C1006D, 1-Mbit (256 K × 4) Static RAM Document Number: 38-05459				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance information data sheet for C9 IPP
*A	233693	See ECN	RKF	I <sub>CC</sub> ,I <sub>SB1</sub> ,I <sub>SB2</sub> Specs are modified as per EROS (Spec # 01-2165) Pb-free offering in the 'ordering information'
*В	262950	See ECN	RKF	Added T <sub>power</sub> Spec in Switching Characteristics table Shaded 'Ordering Information'
*C	See ECN	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added $I_{CC}$ values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information table Changed Overshoot spec from $V_{CC}$ +2V to $V_{CC}$ +1V in footnote #3
*E	802877	See ECN	VKN	Changed I <sub>CC</sub> spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz
*F	2898399	03/24/2010	AJU	Updated Package Diagrams
*G	3104943	12/08/2010	AJU	Added Ordering Code Definitions.
*H	3244490	04/29/2011	PRAS	Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.
*	4033580	06/19/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " $I_{OH} = -0.1$ mA" for V <sub>OH</sub> parameter and added maximum value corresponding to that Test Condition. Added Note 4 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition " $I_{OH} = -0.1$ mA". Updated Package Diagrams: spec 51-85031 – Changed revision from *D to *E.



#### Sales, Solutions and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless

#### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05459 Rev. \*I

Revised June 19, 2013

All products and company names mentioned in this document may be the trademarks of their respective holders.