

STD95NH02L-1 STD95NH02L

N-channel 24V - 0.0039Ω - 80A - DPAK - IPAK Ultra low gate charge STripFET™ Power MOSFET

Features

| Туре | V _{DSS} R _{DS(on)} | | I _D |
|--------------|--------------------------------------|----------|--------------------|
| STD95NH02L | 24V | < 0.005Ω | 80A ⁽¹⁾ |
| STD95NH02L-1 | 24V | < 0.005Ω | 80A ⁽¹⁾ |

- 1. Value limited by wire bonding
- Conduction losses reduced
- Switching losses reduced
- Low threshold device

Description

The device is based on the latest generation of ST's proprietary STripFET™ technology. An innovative layout enables the device to also exhibit extremely low gate charge for the most 🗸 demanding requirements in high-frequency DC-DC converters. It's therefore ideal for high-density converters in Telecom and Computer applications.

Application

nsc

Switching applications



Figure 1. Internal schematic diagram



| Order code | Marking | Package Packagi | |
|--------------|----------|-----------------|-------------|
| STD95NH02LT4 | D95NH02L | DPAK | Tape & reel |
| STD95NH02L-1 | D95NH02L | IPAK | Tube |

Contents

| 1 | Electrical ratings |
|-------|---|
| 2 | Electrical characteristics |
| | 2.1 Electrical characteristics (curves) |
| 3 | Test circuit |
| 4 | Appendix A |
| 5 | Package mechanical data 11 |
| 6 | Packing mechanical data |
| 7 | Revision history |
| obsol | ete Product(s) |



1

Electrical ratings

| Table 2. | Absolute | maximum | ratings |
|----------|-----------|----------|---------|
| | 710001010 | maximani | radingo |

| Symbol | Parameter | Value | Unit |
|------------------------------------|---|------------|------|
| V _{spike} ⁽¹⁾ | Drain-source voltage rating | 30 | V |
| V _{DS} | Drain-source voltage (V _{GS} = 0) | 24 | V |
| V _{DGR} | Drain-gate voltage ($R_{GS} = 20k\Omega$) | 24 | V |
| V _{GS} | Gate-source voltage | ± 20 | V |
| I _D ⁽²⁾ | Drain current (continuous) at $T_C = 25^{\circ}C$ | 80 | Α |
| I _D ⁽²⁾ | Drain current (continuous) at T _C = 100°C | 68 | A |
| I _{DM} ⁽³⁾ | Drain current (pulsed) | 320 | Α |
| P _{TOT} | Total dissipation at $T_{C} = 25^{\circ}C$ | 100 | W |
| | Derating factor | 0.67 | W/°C |
| E _{AS} ⁽⁴⁾ | Single pulse avalanche energy | 600 | mJ |
| T _j T _{stg} | Operating junction temperature Storage temperature | -55 to 175 | °C |

1. Guaranteed when external Rg= 4.7Ω and Tf < Tfmax

2. Value limited by wire bonding

3. Pulse width limited by safe operating area

4. Starting Tj = 25° C, Id = 40A, Vdd = 22V

Table 3. Thermal data

| | Rthj-case | Thermal resistance junction-case max | 1.5 | °C/W |
|---|-----------|--|-----|------|
| | Rthj-amb | Thermal resistance junction-to ambient max | 100 | °C/W |
| Maximum lead temperature for soldering purpos | | Maximum lead temperature for soldering purpose | 275 | °C |
| Obsole | | | | |

2 **Electrical characteristics**

(T_{CASE}=25°C unless otherwise specified)

| | On/on states | | | | | |
|----------------------|--|---|------|------------------|----------------|----------|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
| V _{(BR)DSS} | Drain-source breakdown voltage | I _D = 250μA, V _{GS} =0 | 24 | | | v |
| I _{DSS} | Zero gate voltage drain current (V _{GS} = 0) | $V_{DS} = 20V$ $V_{DS} = 20V$, $T_{C} = 125^{\circ}C$ | | | 1 10 | μΑ μΑ |
| I _{GSS} | Gate-body leakage current (V _{DS} = 0) | $V_{GS} = \pm 20V$ | | | ±100 | nA |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 250 \mu A$ | 1 | | | V |
| R _{DS(on)} | Static drain-source on resistance | $V_{GS} = 10V$, $I_D = 40A$ $V_{GS} = 5V$, $I_D = 40A$ | 25 | 0.0039 0.0055 | 0.005 0.009 | Ω Ω |
| Table 5. | Dynamic | lete | | | | |
| | 1 | | 1 | 1 | 1 | |

Table 4. **On/off states**

Table 5. Dynamic

| | Table J. | Dynamic | | | | | |
|--------|---|--|---|------|-----------------------|------|----------------------|
| | Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
| | 9 _{fs} ⁽¹⁾ | Forward transconductance | V _{DS} = 10V, I _D = 10A | | 30 | | S |
| | C _{iss} C _{oss} C _{rss} | Input capacitance Output capacitance Reverse transfer capacitance | V _{DS} = 15V, f = 1MHz, V _{GS} = 0 | | 2070 990 90 | | pF pF pF |
| | t _{d(on)} t _r t _{d(off)} t _f | Turn-on delay time Rise time Turn-off delay time Fall time | $V_{DD} = 12V, I_D = 40A$ $R_G = 4.7\Omega V_{GS} = 10V$ (see <i>Figure 14</i>) | | 20 110 47 20 | | ns ns ns ns |
| Obsole | Q _g Q _{gs} Q _{gd} | Total gate charge Gate-source charge Gate-drain charge | $V_{DD} = 12V, I_D = 80A,$ $V_{GS} = 5V, R_G = 4.7\Omega$ (see <i>Figure 15</i>) | | 17 7.6 6.8 | | nC nC nC |
| U | Q _{oss} ⁽²⁾ | Output charge | V_{DS} =19V, V_{GS} =0V | | 22.6 | | nC |
| | Q _{gls} ⁽³⁾ | Third-quadrant gate charge | $V_{\rm DS}$ < 0V, $V_{\rm GS}$ = 5V | | 15 | | nC |
| | R _G | Gate Input Resistance | f=1MHz Gate DC Bias =0 Test Signal Level =20mV Open Drain | | 1.8 | | Ω |

1. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%.

2. $Q_{oss.} = C_{oss} * \Delta Vin, C_{oss} = C_{gd} + C_{gd.}$ See Chapter 4: Appendix A

3. Gate charge for synchronous operation



| Table 0. | Source drain diode | | | | | |
|---------------------------------|-----------------------------------|--|-------|------|------|------|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
| I _{SD} | Source-drain current | | | | 80 | А |
| I _{SDM} ⁽¹⁾ | Source-drain current | | | | 320 | A |
| V _{SD} ⁽²⁾ | (pulsed) Forward on voltage | I _{SD} = 40A, V _{GS} = 0 | | | 1.3 | V |
| t _{rr} | Reverse recovery time | I _{SD} = 80A, di/dt = 100A/µs, | | 42 | | ns |
| - | | | | | | - |
| I _{RRM} | Reverse recovery current | (see Figure 16) | | 2.4 | | А |
| 1. Pulse wid | Ith limited by safe operating are | V _{DD} = 20V, T _j = 150°C (see <i>Figure 16</i>) a. cle 1.5% | | | | |
| 2. Pulsed: P | Pulse duration = 300 µs, duty cy | cle 1.5% | | | 10 | |
| | | | | . (| 1/- | |
| | | | | XU | | |
| | | | - · C | C. | | |
| | | | つくて | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | wSU . | | | | |
| | | OV- | | | | |
| | | | | | | |
| | | | | | | |
| | *(5) | | | | | |
| | Gr | | | | | |
| | | | | | | |
| | (O ^{C)} | | | | | |
| \mathbf{V} | | | | | | |
| × 0, ` | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

Table 6. Source drain diode



 $Z_{th} = k R_{thJ-c}$

10⁻¹ † p (s)

 $\delta=\,{\rm t_p}\,/\tau$

280TOA

Thermal impedance

0.05

0.01

<u></u>∎0.02

SINGLE PULSE

10-3

Transfer characteristics

10-2

10-4

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area







Figure 3.

к

10

10⁻²

Figure 5.

 $\delta = 0.5$

ο.









57

6/16

Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations



Figure 10. Normalized gate threshold voltage vs temperature



Figure 12. Source-drain diode forward characteristics



Figure 11. Normalized on resistance vs temperature



Figure 13. Normalized BV_{DSS} vs temperature





3 Test circuit

Figure 14. Switching times test circuit for resistive load



Figure 16. Test circuit for inductive load switching and diode recovery times



Figure 18. Unclamped inductive waveform



Figure 15. Gate charge test circuit

Figure 17. Unclamped Inductive load test circuit



Figure 19. Switching time waveform



4 Appendix A



Figure 20. Buck converter: power losses estimation

The power losses associated with the FETs in a synchronous buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

- The low side (SW2) device requires:
- Very low R_{DS(on)} to reduce conduction losses
- Small QgIs to reduce the gate charge losses
- Small Coss to reduce losses due to output capacitance
- Small Qrr to reduce losses on SW1 during its turn-on
- The Cgd/Cgs ratio lower than Vth/Vgg ratio especially with low drain to source
- Voltage to avoid the cross conduction phenomenon;
- The high side (SW1) device requires:
- Small Rg and Ls to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Qg to have a faster commutation and to reduce gate charge losses
- Low R_{DS(on)} to reduce the conduction losses.

| Table 7. | Power | losses | calculation |
|----------|-------|--------|-------------|
| | | | |

| | High side switching (SW1) | Low side switch (SW2) |
|-------------|---|--|
| Pconduction | $\mathrm{R}_{\mathrm{DS(on)SW1}}*\mathrm{I}_{\mathrm{L}}^{2}*\delta$ | $R_{DS(on)SW2} * I_L^2 * (1 - \delta)$ |
| Pswitching | $\mathbf{V}_{\text{in}} * (\mathbf{Q}_{\text{gsth}(\text{SW1})} + \mathbf{Q}_{\text{gd}(\text{SW1})}) * \mathbf{f} * \frac{I_L}{I_g}$ | Zero Voltage Switching |



| | | High side switching (SW1) | Low side switch (SW2) | | |
|------------------------|----------------|---------------------------------------|---------------------------------------|--|--|
| Pdiode | Recovery | Not applicable | $V_{in} * Q_{rr(SW2)} * f$ | | |
| Fulde | Conductio n | Not applicable | $V_{f(SW2)} * I_L * t_{deadtime} * f$ | | |
| Pgate(Q _G) | | $Q_{g(SW1)} * V_{gg} * f$ | $Q_{gls(SW2)} * V_{gg} * f$ | | |
| P _{Qoss} | | $\frac{V_{in} * Q_{oss(SW1)} * f}{2}$ | $\frac{V_{in} * Q_{oss(SW2)} * f}{2}$ | | |

Table 7. **Power losses calculation**

| | meter | Meaning |
|-------|---------|--|
| | d | Duty-cycle |
| Q | gsth | Post threshold gate charge |
| Q | gls | Third quadrant gate charge |
| Pconc | duction | On state losses |
| Pswit | tching | On-off transition losses |
| Pdi | ode | Conduction and reverse recovery diode losses |
| Pg | ate | Gate drive losses |
| Pr | loss | Output capacitance losses |

5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

obsolete Product(s). Obsolete Product(s)

57



57

| DIM. | mm | | | inch | | |
|------|------|------|------|-------|--------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| А | 2.2 | | 2.4 | 0.086 | | 0.094 |
| A1 | 0.9 | | 1.1 | 0.035 | | 0.043 |
| A3 | 0.7 | | 1.3 | 0.027 | | 0.051 |
| В | 0.64 | | 0.9 | 0.025 | | 0.031 |
| B2 | 5.2 | | 5.4 | 0.204 | | 0.212 |
| B3 | | | 0.85 | | | 0.033 |
| B5 | | 0.3 | | | 0.012 | × |
| B6 | | | 0.95 | | | 0.037 |
| С | 0.45 | | 0.6 | 0.017 | 17 | 0.023 |
| C2 | 0.48 | | 0.6 | 0.019 | \sim | 0.023 |
| D | 6 | | 6.2 | 0.236 | SO' | 0.244 |
| E | 6.4 | | 6.6 | 0.252 | | 0.260 |
| G | 4.4 | | 4.6 | 0.173 | | 0.181 |
| Н | 15.9 | | 16.3 | 0.626 | | 0.641 |
| L | 9 | | 9.4 | 0.354 | | 0.370 |
| L1 | 0.8 | | 1.2 | 0.031 | | 0.047 |
| L2 | | 0.8 | D | | 0.031 | 0.039 |





57

6 Packing mechanical data

DPAK FOOTPRINT



REEL MECHANICAL DATA 40 mm min. Access hole at slot location inch mm DIM. MAX. MIN. MAX. MIN. Α 330 12.992 В 1.5 0.059 С С 12.8 13.2 0.504 0.520 A N D 20.2 0.795 Ā G 16.4 0.645 0.724 18.4 Tape slot G measured at hub Full radius in core for tape start Ν 50 1.968 22.4 0.881 Т 2.5mm min. width **BULK QTY** BASE QTY TAPE MECHANICAL DATA 2500 2500 inch mm DIM. MIN. MAX. MIN. MAX. - 10 pitches cumulative tolerance on tape + / - 0.2 mm Po K A0 6.8 0.267 0.275 7 D 0.409 0.417 B0 10.4 10.6 Е TOP COVER B1 12.1 0.476 ė D 1.5 1.6 0.059 0.063 w B D1 1.5 0.059 D Е 1.65 1.85 0.065 0.073 Center line An 0.291 of cavity F 7.4 7.6 0.299 User Direction of Feed K0 2.55 2.75 0.100 0.108 TRL P0 3.9 4.1 0.153 0.161 000000 0 0 0 P1 7.9 8.1 0.311 0.319 R min. P2 1.9 2.1 0.075 0.082 R 40 1.574 W 15.7 16.3 0.618 0.641 FEED DIRECTION Bending radius

TAPE AND REEL SHIPMENT

2050let

7 Revision history

Table 9. Revision history

| | Date | Revision | Changes |
|--------|-------------|----------|--|
| | 13-Sep-2004 | 1 | First release |
| | 27-May-2005 | 2 | Some values changed in <i>Table 5: Dynamic</i> . |
| | 09-Aug-2006 | 3 | The document has been updated |
| | 02-Aug-2007 | 4 | Error on cover page; added IPAK |
| 005018 | teprod | Jucils | The document has been updated Error on cover page; added IPAK |



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

