# **8-Bit Priority Encoder**

The MC14532B is constructed with complementary MOS (CMOS) enhancement mode devices. The primary function of a priority encoder is to provide a binary address for the active input with the highest priority. Eight data inputs (D0 thru D7) and an enable input ( $E_{in}$ ) are provided. Five outputs are available, three are address outputs (Q0 thru Q2), one group select (GS) and one enable output ( $E_{out}$ ).

## Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range
- Pb–Free Packages are Available\*

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
DC Supply Voltage Range	V <sub>DD</sub>	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	–0.5 to V <sub>DD</sub> + 0.5	V
Input or Output Current (DC or Transient) per Pin	I <sub>in</sub> , I <sub>out</sub>	±10	mA
Power Dissipation, per Package (Note 1)	PD	500	mW
Ambient Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Lead Temperature (8 Sec Soldering)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

### **TRUTH TABLE**

	Input								Outpu	ut			
Ein	D7	D6	D5	D4	D3	D2	D1	D0	GS	Q2	Q1	Q0	Eout
0	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	1
1	1	Х	Х	Х	Х	Х	Х	Х	1	1	1	1	0
1	0	1	Х	Х	Х	Х	Х	Х	1	1	1	0	0
1	0	0	1	Х	Х	Х	Х	Х	1	1	0	1	0
1	0	0	0	1	Х	Х	Х	Х	1	1	0	0	0
1	0	0	0	0	1	Х	Х	Х	1	0	1	1	0
1	0	0	0	0	0	1	Х	Х	1	0	1	0	0
1	0	0	0	0	0	0	1	Х	1	0	0	1	0
1	0	0	0	0	0	0	0	1	1	0	0	0	0

X = Don't Care

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



1 PDIP-16 P SUFFIX CASE 648	<mark>វ</mark> ្ <sub>០</sub> AWLYYWWG 1 ប្រជាជាជាប្រជាជា
SOIC-16 1 D SUFFIX CASE 751B	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA

MC14532BCP

А	= Assembly Location
WL	= Wafer Lot
ΥΥ, Υ	= Year
WW	= Work Week

G = Pb-Free Package

### **PIN ASSIGNMENT**

D4 [	1•		D V <sub>DD</sub>
D5 🛛	2	15	E <sub>out</sub>
D6 🛛	3	14	GS
D7 [	4	13	D3 🛛
E <sub>in</sub> [	5	12	D2 [
Q2 [	6	11	D D1
Q1 [	7	10	D0 [
v <sub>ss</sub> [	8	9	] Q0

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14532BCP	PDIP-16	
MC14532BCPG	PDIP-16 (Pb-Free)	25 Units / Rail
MC14532BD	SOIC-16	
MC14532BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14532BDR2	SOIC-16	
MC14532BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to $V_{SS}$ )

			- 5	5°C	25°C		125	5°C		
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Leve V <sub>in</sub> = V <sub>DD</sub> or 0	I V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Leve V <sub>in</sub> = 0 or V <sub>DD</sub>	I V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Leve $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	I V <sub>IL</sub>	5.0 10 15		1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Leve (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	I V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
$\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$	e I <sub>OH</sub>	5.0 5.0 10 15	-3.0 - 0.64 -1.6 - 4.2	- - -	-2.4 - 0.51 -1.3 -3.4	-4.2 - 0.88 - 2.25 - 8.8	- - -	-1.7 - 0.36 -0.9 -2.4		mAdc
$\begin{array}{l} (V_{OL} = 0.4 \ \text{Vdc}) & \text{Sin} \\ (V_{OL} = 0.5 \ \text{Vdc}) \\ (V_{OL} = 1.5 \ \text{Vdc}) \end{array}$	k I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	l <sub>in</sub>	15	-	± 0.1	-	±0.00001	± 0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (Notes 3, 4) (Dynamic plus Quiescent, Per Package) ( $C_L = 50 \text{ pF}$ on all outputs, all buffers switching)	Ι <sub>Τ</sub>	5.0 10 15	$\begin{split} I_{T} &= (1.74 \; \mu A/kHz) \; f + I_{DD} \\ I_{T} &= (3.65 \; \mu A/kHz) \; f + I_{DD} \\ I_{T} &= (5.73 \; \mu A/kHz) \; f + I_{DD} \end{split}$			μAdc				

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where: I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.005.

# SWITCHING CHARACTERISTICS (CL = 50 pF, TA = $25^{\circ}$ C) (Note 5)

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ (Note 6)	Мах	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time — $E_{in}$ to $E_{out}$ $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 120 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 77 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 55 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	205 110 80	410 220 160	ns
Propagation Delay Time — $E_{in}$ to GS $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L 57 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 40 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15		175 90 65	350 180 130	ns
Propagation Delay Time — $E_{in}$ to $Q_n$ $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 195 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 107 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t <sub>РНL</sub> , t <sub>РLН</sub>	5.0 10 15		280 140 100	560 280 200	ns
Propagation Delay Time — $D_n$ to $Q_n$ $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 265 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 137 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 85 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15		300 170 110	600 340 220	ns
Propagation Delay Time — $D_n$ to GS $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 195 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 107 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15		280 140 100	560 280 200	ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.











# LOGIC EQUATIONS



Figure 4. Logic Diagram (Positive Logic)



Figure 5. Two MC14532B's Cascaded for 4–Bit Output

### DIGITAL TO ANALOG CONVERSION

The digital eight-bit word to be converted is applied to the inputs of the MC14512 with the most significant bit at X7 and the least significant bit at X0. A clock input of up to 2.5 MHz (at  $V_{DD} = 10$  V) is applied to the MC14520B. A compromise between  $I_{\text{bias}}$  for the MC1710 and  $\Delta R$  between N and P-channel outputs gives a value of R of 33 k $\Omega$ . In order to filter out the switching frequencies, RC should be about 1.0 ms (if R = 33 k $\Omega$ , C  $\approx 0.03 \mu$ F). The analog 3.0 dB bandwidth would then be dc to 1.0 kHz.

### ANALOG TO DIGITAL CONVERSION

An analog signal is applied to the analog input of the MC1710. A digital eight-bit word known to represent a digitized level less than the analog input is applied to the MC14512 as in the D to A conversion. The word is incremented at rates sufficient to allow steady state to be reached between incrementations (i.e. 3.0 ms). The output of the MC1710 will change when the digital input represents the first digitized level above the analog input. This word is the digital representation of the analog word.



### PACKAGE DIMENSIONS

PDIP-16 CASE 648-08 ISSUE T



NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- 3.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE 4
- MOLD FLASH ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
κ	0.110	0.130	2.80	3.30	
Ĺ	0.295	0.305	7.50	7.74	
М	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

SOIC-16 CASE 751B-05 **ISSUE J** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982

- CONTROLLING DIMENSION: MILLIMETER. 3.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006)

PER SIDE 5

DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
Μ	0 °	7°	0 °	7°	
Ρ	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.