

General Description

The AOZ8308 is a transient voltage suppressor array designed to protect high speed data lines from ESD and lightning.

This AOZ8308 incorporates eight surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. The AOZ8308 may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 and IEC 61000-4-5. The TVS diodes provide effective suppression of ESD voltages: ± 30 kV (air discharge) and ± 30 kV (contact discharge).

The AOZ8308 comes in a Halogen Free and RoHS compliant SO-8 package and is rated over a -40 °C to $+85$ °C ambient temperature range. The AOZ8308 is compatible with both lead free and SnPb assembly techniques. The small size, low capacitance and high ESD protection makes the AOZ8308 ideal for protecting high speed video and data communication interfaces.

Features

- ESD protection for high-speed data lines:
 - IEC 61000-4-2, level 4 (ESD) immunity test
 - ± 30 kV (air discharge) and ± 30 kV (contact discharge)
 - IEC 61000-4-4 (EFT) 40 A (5/50 ns)
 - IEC 61000-4-5 (Lightning) 25 A
 - Human Body Model (HBM) ± 30 kV
- Protects four I/O lines
- Low clamping voltage
- Low operating voltage: 2.5 V

Applications

- 10/100 Ethernet
- USB 2.0 power and data line protection
- Video graphics cards
- Monitors and flat panel displays
- Digital Video Interface (DVI)
- T1/E1 telecom ports



Typical Application




Figure 1. 10/100 Ethernet Port Connection




Figure 2. Circuit Diagram





Figure 3. Low Capacitance Protection of Two Differential Line Pairs

Part Number	Ambient Temperature Range	Package	Environmental
AOZ8308SO-02	-40 °C to +85 °C	SO-8	Green Product

AOS Green Products (with “L” suffix) use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.



Pin Configuration



SO-8
(Top View)

Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VP – GND	2.5 V
Peak Pulse Current (I_{PP}), $t_p = 8/20 \mu s$	25 A
Peak Power Dissipation (8 x 20 $\mu s @ 25^\circ C$)	450 W
Storage Temperature (T_S)	-65 °C to +150 °C
ESD Rating per IEC61000-4-2, Contact ⁽¹⁾	±30 kV
ESD Rating per IEC61000-4-2, Air ⁽¹⁾	±30 kV
ESD Rating per Human Body Model ⁽²⁾	±30 kV

Notes:

- IEC 61000-4-2 discharge with $C_{Discharge} = 150 \text{ pF}$, $R_{Discharge} = 330 \Omega$.
- Human Body Discharge per MIL-STD-883, Method 3015 $C_{Discharge} = 100 \text{ pF}$, $R_{Discharge} = 1.5 \text{ k}\Omega$.

Maximum Operating Ratings

Parameter	Rating
Junction Temperature (T_J)	-40 °C to +125 °C

Electrical Characteristics



$T_A = 25^\circ C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{RWM}	Reverse Working Voltage	Between pins 1 and 2 ⁽⁴⁾			2.5	V
I_R	Reverse Leakage Current	$V_{RWM} = 2.5 \text{ V}$, between pins 1 and 2			0.1	μA
V_{BR}	Reverse Breakdown Voltage	$I_T = 100 \mu A$	2.8			V
V_{CL}	Channel Clamp Voltage Each Line	$I_{PP} = 5 \text{ A}$, $t_p = 8/20 \mu s$ ⁽³⁾			5.5	V
	Channel Clamp Voltage Each Line	$I_{PP} = 10 \text{ A}$, $t_p = 8/20 \mu s$ ⁽³⁾			7.5	V
	Channel Clamp Voltage Each Line	$I_{PP} = 25 \text{ A}$, $t_p = 8/20 \mu s$ ⁽³⁾			15	V
C_j	Junction Capacitance	$V_R = 0 \text{ V}$, $f = 1 \text{ MHz}$, Each Line ⁽³⁾		1.2	2.5	pF

Notes:

- These specifications are guaranteed by design.
- The working peak reverse voltage, V_{RWM} , should be equal to or greater than the DC or continuous peak operating voltage level.
- V_{BR} is measured at the pulse test current I_T .

Typical Performance Characteristics



Application Information

The AOZ8308 TVS is design to protect four data lines from fast damaging transient over-voltage by clamping the over-voltage to a reference. When the transient on a protected data line exceeds the reference voltage, the steering diode is forward bias and conducts harmful ESD transients away from the sensitive circuitry under protection.

PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8308 devices should be located as close as possible to the noise source. The placement of the AOZ8308 devices should be used on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8308 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8308 device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced.




Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS'

clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design. The AOZ8308 low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry.


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

1. Place the TVS near the I/O terminals or connectors to restrict transient coupling.
2. Fill unused portions of the PCB with ground plane.
3. Minimize the path length between the TVS and the protected line.
4. Minimize all conductive loops including power and ground loops.
5. The ESD transient return path to ground should be kept as short as possible.
6. Never run critical signals near board edges.
7. Use ground planes whenever possible.
8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
9. Separate chassis ground traces from components and signal traces by at least 4 mm.
10. Keep the chassis ground trace length-to-width ratio < 5:1 to minimize inductance.
11. Protect all external connections with TVS diodes.

Package Dimensions, SO-8L



RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.
A	1.35	1.65	1.75
A1	0.10	—	0.25
A2	1.25	1.50	1.65
b	0.31	—	0.51
c	0.17	—	0.25
D	4.80	4.90	5.00
E	3.80	3.90	4.00
e	1.27 BSC		
E1	5.80	6.00	6.20
h	0.25	—	0.50
L	0.40	—	1.27
θ	0°	—	8°


Dimensions in inches

Symbols	Min.	Nom.	Max.
A	0.053	0.065	0.069
A1	0.004	—	0.010
A2	0.049	0.059	0.065
b	0.012	—	0.020
c	0.007	—	0.010
D	0.189	0.193	0.197
E	0.150	0.154	0.157
e	0.050 BSC		
E1	0.228	0.236	0.244
h	0.010	—	0.020
L	0.016	—	0.050
θ	0°	—	8°

Notes:

1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

Part Marking



LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- | | |
|---|---|
| <p>1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.</p> | <p>2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.</p> |
|---|---|