

## Data Sheet

## ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550

### FEATURES

**Maximum temperature coefficient (TCV<sub>out</sub>):**

0.8 ppm/ $^{\circ}$ C (D grade 0 $^{\circ}$ C to 70 $^{\circ}$ C)

1 ppm/ $^{\circ}$ C (C grade 0 $^{\circ}$ C to 70 $^{\circ}$ C)

2 ppm/ $^{\circ}$ C (B grade -40 $^{\circ}$ C to +125 $^{\circ}$ C)

4 ppm/ $^{\circ}$ C (A grade -40 $^{\circ}$ C to +125 $^{\circ}$ C)

**Output noise (0.1 Hz to 10 Hz):**

1  $\mu$ V p-p at V<sub>out</sub> of 2.048 V typical

**Initial output voltage error:**

B, C, D grade:  $\pm 0.02\%$  (maximum)

**Input voltage range:** 3 V to 15 V

**Operating temperature:**

A grade and B grade: -40 $^{\circ}$ C to +125 $^{\circ}$ C

C grade and D grade: 0 $^{\circ}$ C to +70 $^{\circ}$ C

**Output current:** +10 mA source/-10 mA sink

**Low quiescent current:** 950  $\mu$ A (maximum)

**Low dropout voltage:** 300 mV at 2 mA (V<sub>out</sub>  $\geq$  3 V)

**8-lead SOIC and LCC package**

**AEC-Q100 qualified for automotive applications**

**Long-term drift:** 8 ppm typical at 4500 hours

### APPLICATIONS

Precision data acquisition systems

High resolution data converters

High precision measurement devices

Industrial instrumentation

Medical devices

Automotive battery monitoring

### GENERAL DESCRIPTION

The ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 devices are high precision, low power, low noise voltage references featuring  $\pm 0.02\%$  B, C, and D grade maximum initial error, excellent temperature stability, and low output noise.

This family of voltage references uses an innovative core topology to achieve high accuracy while offering industry-leading temperature stability and noise performance. The low, thermally induced output voltage hysteresis and low long-term output voltage drift of the devices also improve system accuracy over time and temperature variations.

A maximum operating current of 950  $\mu$ A and a maximum low dropout voltage of 300 mV allow the devices to function very well in portable equipment.

The ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 series of references are each provided in an 8-lead SOIC and are available in a wide range of output voltages, all of which are specified over the extended industrial temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C.


Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### PIN CONFIGURATIONS

ADR4520/ADR4525/  
ADR4530/ADR4533/  
ADR4540/ADR4550




#### NOTES

1. NIC = NOT INTERNALLY CONNECTED.  
THIS PIN IS NOT CONNECTED INTERNALLY.
2. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.

Figure 1. 8-Lead SOIC Pin Configuration

ADR4520/ADR4525/  
ADR4530/ADR4533/  
ADR4540/ADR4550



#### NOTES

1. NIC = NOT INTERNALLY CONNECTED.  
THIS PIN IS NOT CONNECTED INTERNALLY.
2. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.

Figure 2. 8-Lead LCC Pin Configuration

The ADR4525, ADR4540, and ADR4550 are also available in D, which are in 8 lead LCC package, and C grade with a temperature range of 0 $^{\circ}$ C to 70 $^{\circ}$ C. The ADR4525W, available in an 8-lead SOIC package, is qualified for automotive applications.

Table 1. Selection Guide

Model	Output Voltage (V)	Grade
ADR4520	2.048	A, B
ADR4525	2.5	A, B, C, D
ADR4525W	2.5	B
ADR4530	3.0	A, B
ADR4533	3.3	A, B
ADR4540	4.096	A, B, C, D
ADR4550	5.0	A, B, C, D

Table 2. Voltage Reference Choices from Analog Devices, Inc.

V <sub>out</sub> (V)	Micropower	Low Power	Ultralow Noise
2.048	ADR3420 LT6656	ADR360 LTC6652 LT6654	ADR440 LTC6655
2.5	ADR3425 LT1461 LT6656	ADR361 LTC6652 LT6654	ADR441 LTC6655
5.0	ADR3450 LT1461 LT6656	ADR365 LTC6652 LT6654	ADR445 LTC6655

## TABLE OF CONTENTS

Features .....	1	ADR4530 .....	19
Applications .....	1	ADR4533 .....	22
General Description .....	1	ADR4540 .....	25
Pin Configurations .....	1	ADR4550 .....	29
Revision History .....	2	Terminology .....	33
Specifications .....	4	Applications Information .....	34
ADR4520 Electrical Characteristics .....	4	Basic Voltage Reference Connection .....	34
ADR4525 Electrical Characteristics .....	5	Input and Output Capacitors .....	34
ADR4530 Electrical Characteristics .....	6	Location of Reference in System .....	34
ADR4533 Electrical Characteristics .....	7	Power Dissipation .....	34
ADR4540 Electrical Characteristics .....	8	Sample Applications .....	34
ADR4550 Electrical Characteristics .....	9	Long-Term Drift .....	35
Absolute Maximum Ratings .....	10	Thermal Hysteresis .....	36
Thermal Resistance .....	10	Humidity Sensitivity .....	37
ESD Caution .....	10	Power Cycle Hysteresis .....	38
Pin Configurations and Function Descriptions .....	11	Outline Dimensions .....	39
Typical Performance Characteristics .....	12	Ordering Guide .....	39
ADR4520 .....	12	Automotive Products .....	40
ADR4525 .....	15		

## REVISION HISTORY

### 1/2021—Rev. C to Rev. D

Added 8-Lead LCC Package .....	Throughout
Changes to Features Section, General Description Section, and	
Table 1 .....	1
Added Figure 2; Renumbered Sequentially .....	1
Changes to Table 4 .....	5
Changes to Table 7 .....	8
Changes to Table 8 .....	9
Changes to Table 9 and Table 10 .....	10
Added Figure 4 and Table 11; Renumbered Sequentially .....	11
Changes to Typical Performance Characteristics Section .....	12
Changes to Figure 110 and Figure 111 .....	35
Added Figure 112 .....	35
Changes to Figure 113 to Figure 116 .....	36
Added Figure 117 .....	36
Added Figure 118 .....	37
Changes to Figure 120 and Figure 121 .....	37
Changes to Figure 122 .....	38
Added Figure 124 .....	38
Changes to Ordering Guide .....	38

### 3/2020—Rev. B to Rev. C

Added ADR4540 C Grade and ADR4550 C Grade . Throughout	
Changes to Table 4 .....	5
Changes to Table 7 .....	8
Changes to Table 8 .....	9
Deleted Figure 32, Renumbered Sequentially .....	18
Changes to Figure 39 .....	19
Changes to Figure 52 .....	22
Added Figure 69, Renumbered Sequentially .....	26
Changes to Figure 79 .....	28
Added Figure 83 .....	29
Updated Ordering Guide .....	41

### 12/2018—Rev. A to Rev. B

Changes to Features Section, Table 1, and Table 2 .....	1
Changes to Table 3 .....	4
Changes to Table 4 .....	5
Changes to Table 5 .....	6
Changes to Table 6 .....	7
Changes to Table 7 .....	8
Changes to Table 8 .....	9

Added Electrostatic Discharge (ESD) Human Body Model (HBM) Parameter and Moisture Sensitivity Level Rating Parameter, Table 9 .....	10	Changes to Terminology Section.....	30
Changes to Thermal Resistance Section and Table 10 .....	10	Deleted Theory of Operation Section and Long-Term Drift Section .....	31
Deleted Figure 4; Renumbered Sequentially.....	12	Moved Power Dissipation Section.....	31
Changes to Figure 15 .....	14	Added Long-Term Drift (LTD)Section, Figure 86, and Figure 87.....	32
Deleted Figure 17 .....	14	Added Thermal Hysteresis Section, Figure 88, Figure 89, Figure 90, and Figure 91 .....	33
Changes to Figure 16 Caption .....	15	Added Humidity Sensitivity Section, Figure 92, Figure 93, and Figure 94.....	34
Added Figure 17; Renumbered Sequentially.....	15	Added Power Cycle Hysteresis Section and Figure 95 .....	35
Deleted Figure 19 .....	15	Changes to Ordering Guide .....	36
Changes to Figure 29 .....	17		
Deleted Figure 32 .....	17		
Deleted Figure 34 .....	18		
Changes to Figure 43 .....	20	<b>10/2017—Rev. 0 to Rev. A</b>	
Deleted Figure 48 .....	20	Changed TP Pin to DNC Pin and NC Pin to	
Deleted Figure 50 .....	21	NIC Pin..... Throughout	
Changes to Figure 56 .....	23	Changes to Features Section, Figure 1, and General Description Section .....	1
Deleted Figure 63 .....	23	Changes to Figure 2 and Table 11 .....	10
Deleted Figure 65 .....	24	Changes to Ordering Guide .....	32
Changes to Figure 69 .....	26	Added Automotive Products Section .....	33
Deleted Figure 78 .....	26		
Deleted Figure 80 .....	27		
Changes to Figure 82 .....	29		
Deleted Figure 93 .....	29		

**4/2012—Revision 0: Initial Version**

## SPECIFICATIONS

### ADR4520 ELECTRICAL CHARACTERISTICS

Unless otherwise noted, supply voltage ( $V_{IN}$ ) = 3 V to 15 V,  $I_L = 0$  mA,  $T_A = 25^\circ\text{C}$ .

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT VOLTAGE	$V_{OUT}$			2.048		V
INITIAL OUTPUT VOLTAGE ERROR B Grade	$V_{OUT\_ERR}$			$\pm 0.02$	%	%
A Grade				410	$\mu\text{V}$	
SOLDER HEAT RESISTANCE SHIFT				$\pm 0.02$		%
TEMPERATURE COEFFICIENT B Grade	TCV <sub>OUT</sub>	See Terminology section				
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		2		ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		4		ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		4		ppm/ $^\circ\text{C}$
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	10		ppm/V
LOAD REGULATION	$\Delta V_{OUT}/\Delta I_L$	$I_L = 0$ mA to $+10$ mA source, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	30	80		ppm/mA
		$I_L = 0$ mA to $-10$ mA sink, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100	120		ppm/mA
QUIESCENT CURRENT	$I_Q$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load	700	950		$\mu\text{A}$
DROPOUT VOLTAGE	$V_{DO}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load		1		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 2$ mA		1		V
RIPPLE REJECTION RATIO	RRR	Input frequency ( $f_{IN}$ ) = 1 kHz		90		dB
OUTPUT CURRENT CAPACITY Sinking Sourcing	$I_L$			-8	mA	mA
				10		
OUTPUT VOLTAGE NOISE	$e_{NP-P}$	0.1 Hz to 10.0 Hz		1.0		$\mu\text{V p-p}$
OUTPUT VOLTAGE NOISE DENSITY	$e_N$	1 kHz		35.8		nV/ $\sqrt{\text{Hz}}$
OUTPUT VOLTAGE Hysteresis	$\Delta V_{OUT\_HYS}$	$T_A$ = temperature cycled from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ to $-40^\circ\text{C}$ to $+25^\circ\text{C}$ (full cycle)		-13		ppm
		$25^\circ\text{C}$ to $125^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)		-97		ppm
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle)		-8		ppm
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)		-17		ppm
LONG-TERM DRIFT	$\Delta V_{OUT\_LTD}$	$T_A = 25^\circ\text{C}$				
		250 hours (early life drift)		19		ppm
		1000 hours		25		ppm
		4500 hours		51		ppm
TURN-ON SETTLING TIME	$t_R$	Output capacitor ( $C_{OUT}$ ) = 1 $\mu\text{F}$ , input capacitor ( $C_{IN}$ ) = 0.1 $\mu\text{F}$ , load resistance ( $R_{LOAD}$ ) = 1 $\text{k}\Omega$		90		$\mu\text{s}$
LOAD CAPACITANCE			1	100		$\mu\text{F}$

**ADR4525 ELECTRICAL CHARACTERISTICS**Unless otherwise noted,  $V_{IN} = 3\text{ V}$  to  $15\text{ V}$ ,  $I_L = 0\text{ mA}$ ,  $T_A = 25^\circ\text{C}$ .**Table 4.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT VOLTAGE	$V_{OUT}$			2.500		V
INITIAL OUTPUT VOLTAGE ERROR B, C, D Grade	$V_{OUT\_ERR}$		$\pm 0.02$	$500\ \mu\text{V}$	$\pm 0.04$	% $\mu\text{V}$ %
A Grade			1			mV
SOLDER HEAT RESISTANCE SHIFT A, B, C, D Grade				$\pm 0.02$		%
TEMPERATURE COEFFICIENT	$TCV_{OUT}$	See Terminology section				
D Grade		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ (box method)		0.8		ppm/ $^\circ\text{C}$
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ (bowtie method)		1.6		ppm/ $^\circ\text{C}$
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ (box method)		1		ppm/ $^\circ\text{C}$
		$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ (bowtie method)		2		ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		2		ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		4		ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		4		ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		8		ppm/ $^\circ\text{C}$
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	10		ppm/V
LOAD REGULATION A, B, C Grade	$\Delta V_{OUT}/\Delta I_L$	$I_L = 0\text{ mA}$ to $+10\text{ mA}$ source, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	30	80		ppm/mA
		$I_L = 0\text{ mA}$ to $-10\text{ mA}$ sink, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	60	120		ppm/mA
		$I_L = 0\text{ mA}$ to $+10\text{ mA}$ source, $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$	35	45		ppm/mA
		$I_L = 0\text{ mA}$ to $-10\text{ mA}$ sink, $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$	4	9		ppm/mA
QUIESCENT CURRENT	$I_Q$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load	700	950		$\mu\text{A}$
DROPOUT VOLTAGE	$V_{DO}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load		500		mV
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 2\text{ mA}$		500		mV
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 1\text{ kHz}$		90		dB
OUTPUT CURRENT CAPACITY	$I_L$					
Sinking			$-10\text{ mA}$		$10\text{ mA}$	mA
OUTPUT VOLTAGE NOISE	$e_{Np-p}$	0.1 Hz to 10.0 Hz		1.25		$\mu\text{V p-p}$
OUTPUT VOLTAGE NOISE DENSITY	$e_N$	1 kHz		41.3		nV/ $\sqrt{\text{Hz}}$
OUTPUT VOLTAGE HYSTERESIS A, B, C Grade	$\Delta V_{OUT\_HYS}$	$T_A$ = temperature cycled from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ to $-40^\circ\text{C}$ to $+25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $125^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)	$-13$ $-97$ $-8$ $-17$ $1$ $5$		ppm	
LONG-TERM DRIFT A, B, C Grade	$\Delta V_{OUT\_LTD}$	$T_A = 25^\circ\text{C}$ $250$ hours (early life drift) $1000$ hours $4500$ hours $250$ hours (early life drift) $1000$ hours $4500$ hours	$19$ $25$ $51$ $3$ $5$ $8$		ppm	
TURN-ON SETTLING TIME	$t_R$	$C_{OUT} = 1\ \mu\text{F}$ , $C_{IN} = 0.1\ \mu\text{F}$ , $R_{LOAD} = 1\text{ k}\Omega$		125		$\mu\text{s}$
LOAD CAPACITANCE			1	100		$\mu\text{F}$

**ADR4530 ELECTRICAL CHARACTERISTICS**Unless otherwise noted,  $V_{IN} = 3.1$  V to 15 V,  $I_L = 0$  mA,  $T_A = 25^\circ\text{C}$ .**Table 5.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT VOLTAGE	$V_{OUT}$		3.000			V
INITIAL OUTPUT VOLTAGE ERROR B Grade	$V_{OUT\_ERR}$		$\pm 0.02$	$600$ $\mu\text{V}$	$\pm 0.04$	% $\mu\text{V}$
A Grade				1.2		% mV
SOLDER HEAT RESISTANCE SHIFT			$\pm 0.02$			%
TEMPERATURE COEFFICIENT B Grade	$TCV_{OUT}$	See Terminology section $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method) $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)	2	4	4	ppm/ $^\circ\text{C}$
A Grade		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method) $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)			8	ppm/ $^\circ\text{C}$
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	10		ppm/V
LOAD REGULATION	$\Delta V_{OUT}/\Delta I_L$	$I_L = 0$ mA to $+10$ mA source, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $I_L = 0$ mA to $-10$ mA sink, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	30	80	100	ppm/mA
					120	ppm/mA
QUIESCENT CURRENT	$I_Q$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load	700	950		$\mu\text{A}$
DROPOUT VOLTAGE	$V_{DO}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 2$ mA	100	300	100	mV
						mV
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 1$ kHz	90			dB
OUTPUT CURRENT CAPACITY Sinking Sourcing	$I_L$		−10	10	mA	mA
OUTPUT VOLTAGE NOISE	$e_{NP-P}$	0.1 Hz to 10.0 Hz	1.6			$\mu\text{V p-p}$
OUTPUT VOLTAGE NOISE DENSITY	$e_N$	1 kHz	60			$\text{nV}/\sqrt{\text{Hz}}$
OUTPUT VOLTAGE Hysteresis	$\Delta V_{OUT\_HYS}$	$T_A =$ temperature cycled from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ to $-40^\circ\text{C}$ to $+25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $125^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)	−13	−97	−8	ppm
						ppm
						ppm
						ppm
						ppm
LONG-TERM DRIFT	$\Delta V_{OUT\_LTD}$	$T_A = 25^\circ\text{C}$ 250 hours (early life drift) 1000 hours 4500 hours	19	25	51	ppm
TURN-ON SETTLING TIME	$t_R$	$C_{OUT} = 0.1$ $\mu\text{F}$ , $C_{IN} = 0.1$ $\mu\text{F}$ , $R_{LOAD} = 1$ $k\Omega$	130			$\mu\text{s}$
LOAD CAPACITANCE			0.1	100		$\mu\text{F}$

**ADR4533 ELECTRICAL CHARACTERISTICS**Unless otherwise noted,  $V_{IN} = 3.4\text{ V}$  to  $15\text{ V}$ ,  $I_L = 0\text{ mA}$ ,  $T_A = 25^\circ\text{C}$ .**Table 6.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT VOLTAGE	$V_{OUT}$			3.300		V
INITIAL OUTPUT VOLTAGE ERROR B Grade	$V_{OUT\_ERR}$			$\pm 0.02$	%	
A Grade				660	$\mu\text{V}$	
SOLDER HEAT RESISTANCE SHIFT				$\pm 0.02$	%	
TEMPERATURE COEFFICIENT B Grade	$TCV_{OUT}$	See Terminology section $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method) $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		2	ppm/ $^\circ\text{C}$	
A Grade				4		
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		4		
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		8		
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1	10	ppm/V
LOAD REGULATION	$\Delta V_{OUT}/\Delta I_L$	$I_L = 0\text{ mA}$ to $+10\text{ mA}$ source, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	30	80	ppm/mA	
		$I_L = 0\text{ mA}$ to $-10\text{ mA}$ sink, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	60	120		
QUIESCENT CURRENT	$I_Q$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load		700	950	$\mu\text{A}$
DROPOUT VOLTAGE	$V_{DO}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load		100	mV	
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 2\text{ mA}$		300		
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 1\text{ kHz}$		90		dB
OUTPUT CURRENT CAPACITY Sinking Sourcing	$I_L$			-10	mA	
				10		
OUTPUT VOLTAGE NOISE	$e_{NP-p}$	0.1 Hz to 10.0 Hz		2.1		$\mu\text{V p-p}$
OUTPUT VOLTAGE NOISE DENSITY	$e_N$	1 kHz		64.2		$\text{nV}/\sqrt{\text{Hz}}$
OUTPUT VOLTAGE HYSTERESIS	$\Delta V_{OUT\_HYS}$	$T_A$ = temperature cycled from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ to $-40^\circ\text{C}$ to $+25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $125^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle) $25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)		-13	ppm	
				-97		
				-8		
				-17		
LONG-TERM DRIFT	$\Delta V_{OUT\_LTD}$	$T_A = 25^\circ\text{C}$ 250 hours (early life drift) 1000 hours 4500 hours		19		ppm
TURN-ON SETTLING TIME	$t_R$	$C_{OUT} = 0.1\text{ }\mu\text{F}$ , $C_{IN} = 0.1\text{ }\mu\text{F}$ , $R_{LOAD} = 1\text{ k}\Omega$		135		$\mu\text{s}$
LOAD CAPACITANCE				0.1	100	$\mu\text{F}$

**ADR4540 ELECTRICAL CHARACTERISTICS**Unless otherwise noted,  $V_{IN} = 4.2$  V to 15 V,  $I_L = 0$  mA,  $T_A = 25^\circ\text{C}$ .**Table 7.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT VOLTAGE	$V_{OUT}$			4.096		V
INITIAL OUTPUT VOLTAGE ERROR B, C, D Grade	$V_{OUT\_ERR}$			$\pm 0.02$	%	
A Grade				820	$\mu\text{V}$	
SOLDER HEAT RESISTANCE SHIFT A, B, C, D Grade				$\pm 0.04$	%	
				1.64	mV	
TEMPERATURE COEFFICIENT	$TCV_{OUT}$	See Terminology section				
D Grade		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (box method)		0.8	ppm/ $^\circ\text{C}$	
		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (bowtie method)		1.6	ppm/ $^\circ\text{C}$	
C Grade		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (box method)		1	ppm/ $^\circ\text{C}$	
		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (bowtie method)		2	ppm/ $^\circ\text{C}$	
B Grade		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		2	ppm/ $^\circ\text{C}$	
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		4	ppm/ $^\circ\text{C}$	
A Grade		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		4	ppm/ $^\circ\text{C}$	
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		8	ppm/ $^\circ\text{C}$	
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	10		ppm/V
LOAD REGULATION A, B, C Grade	$\Delta V_{OUT}/\Delta I_L$	$I_L = 0$ mA to $+10$ mA source, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	25	80		ppm/mA
D Grade		$I_L = 0$ mA to $-10$ mA sink, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	50	120		ppm/mA
QUIESCENT CURRENT	$I_Q$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load	700	950		$\mu\text{A}$
DROPOUT VOLTAGE	$V_{DO}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load		100	mV	
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 2$ mA		300	mV	
RIPLE REJECTION RATIO	RRR	$f_{IN} = 1$ kHz	90			dB
OUTPUT CURRENT CAPACITY Sinking	$I_L$			-10	mA	
Sourcing				10	mA	
OUTPUT VOLTAGE NOISE	$e_{NP-P}$	0.1 Hz to 10.0 Hz	2.7			$\mu\text{V p-p}$
OUTPUT VOLTAGE NOISE DENSITY	$e_N$	1 kHz	83.5			$\text{nV}/\sqrt{\text{Hz}}$
OUTPUT VOLTAGE Hysteresis A, B, C Grade	$\Delta V_{OUT\_HYS}$	$T_A =$ temperature cycled from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ to $-40^\circ\text{C}$ to $+25^\circ\text{C}$ (full cycle)	-13			ppm
D Grade		$25^\circ\text{C}$ to $125^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)	-97			ppm
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle)	-8			ppm
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)	-17			ppm
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle)	1			ppm
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)	5			ppm
LONG-TERM DRIFT A, B, C Grade	$\Delta V_{OUT\_LTD}$	$T_A = 25^\circ\text{C}$	19			ppm
D Grade		250 hours (early life drift)	25			ppm
		1000 hours	51			ppm
		4500 hours	3			ppm
		250 hours (early life drift)	5			ppm
		1000 hours	8			ppm
TURN-ON SETTLING TIME	$t_R$	$C_{OUT} = 0.1$ $\mu\text{F}$ , $C_{IN} = 0.1$ $\mu\text{F}$ , $R_{LOAD} = 1$ $\text{k}\Omega$	155			$\mu\text{s}$
LOAD CAPACITANCE			0.1	100		$\mu\text{F}$

**ADR4550 ELECTRICAL CHARACTERISTICS**Unless otherwise noted,  $V_{IN} = 5.1$  V to 15 V,  $I_L = 0$  mA,  $T_A = 25^\circ\text{C}$ .**Table 8.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT VOLTAGE	$V_{OUT}$			5.000		V
INITIAL OUTPUT VOLTAGE ERROR B, C, D Grade	$V_{OUT\_ERR}$			±0.02	%	%
A Grade			1	mV		
SOLDER HEAT RESISTANCE SHIFT A, B, C, D Grade				±0.04	%	%
			2		mV	mV
TEMPERATURE COEFFICIENT D Grade	$TCV_{OUT}$	See Terminology section $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (box method)		0.8	ppm/ $^\circ\text{C}$	ppm/ $^\circ\text{C}$
C Grade		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (bowtie method)		1.6		
B Grade		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (box method)		1	ppm/ $^\circ\text{C}$	ppm/ $^\circ\text{C}$
A Grade		$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ (bowtie method)		2		
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		2	ppm/ $^\circ\text{C}$	ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		4		
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (box method)		4	ppm/ $^\circ\text{C}$	ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (bowtie method)		8		
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1	10	ppm/V	ppm/V
LOAD REGULATION A, B, C Grade	$\Delta V_{OUT}/\Delta I_L$	$I_L = 0$ mA to +10 mA source, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	25	80		
D Grade		$I_L = 0$ mA to -10 mA sink, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	35	120	ppm/mA	ppm/mA
		$I_L = 0$ mA to +10 mA source, $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$	6	12		
		$I_L = 0$ mA to -10 mA sink, $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$	4	9	ppm/mA	ppm/mA
QUIESCENT CURRENT	$I_Q$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load	700	950		
DROPOUT VOLTAGE	$V_{DO}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , no load		100	mV	mV
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , $I_L = 2$ mA		300		
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 1$ kHz		90	dB	dB
OUTPUT CURRENT CAPACITY Sinking Sourcing	$I_L$				-10	mA
					10	
OUTPUT VOLTAGE NOISE	$e_{NP-P}$	0.1 Hz to 10.0 Hz		2.8	$\mu\text{V p-p}$	$\mu\text{V p-p}$
OUTPUT VOLTAGE NOISE DENSITY	$e_N$	1 kHz		95.3		
OUTPUT VOLTAGE Hysteresis A, B, C Grade	$\Delta V_{OUT\_HYS}$	$T_A =$ temperature cycled from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ to $-40^\circ\text{C}$ to $+25^\circ\text{C}$ (full cycle)		-13	ppm	ppm
		$25^\circ\text{C}$ to $125^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)		-97		
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle)		-8		
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)		-17		
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $0^\circ\text{C}$ to $25^\circ\text{C}$ (full cycle)		1		
		$25^\circ\text{C}$ to $70^\circ\text{C}$ to $25^\circ\text{C}$ (half cycle)		5		
LONG-TERM DRIFT A, B, C Grade	$\Delta V_{OUT\_LTD}$	$T_A = 25^\circ\text{C}$ 250 hours (early life drift)	19		ppm	ppm
		1000 hours	25			
		4500 hours	51			
		250 hours (early life drift)	3			
		1000 hours	5			
		4500 hours	8			
TURN-ON SETTLING TIME	$t_R$	$C_{OUT} = 0.1$ $\mu\text{F}$ , $C_{IN} = 0.1$ $\mu\text{F}$ , $R_{LOAD} = 1$ $\text{k}\Omega$		160	$\mu\text{s}$	$\mu\text{s}$
LOAD CAPACITANCE				0.1		

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 9.

Parameter	Rating
Supply Voltage	16 V
Operating Temperature Range ADR4525, ADR4540, ADR4550 C and D Grade Only	–40°C to +125°C 0°C to 70°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature Range	–65°C to +150°C
Electrostatic Discharge (ESD) Human Body Model (HBM)	6 kV
Moisture Sensitivity Level Rating	MSL-1

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 10. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}^1$	Unit
8-Lead SOIC <sup>2</sup>	N/A <sup>3</sup>	63	°C/W
1-Layer JEDEC Board	120	N/A <sup>3</sup>	°C/W
2-Layer JEDEC Board			
8-Lead LCC	120	N/A <sup>3</sup>	°C/W

<sup>1</sup> For the  $\theta_{JC}$  test, 100  $\mu\text{m}$  thermal interface material (TIM) is used. TIM is assumed to have 3.6 W/mK.

<sup>2</sup> Thermal impedance simulated values are based on a JEDEC thermal test board. See JEDEC JESD51.


<sup>3</sup> N/A means not applicable.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

**NOTES**


1. NIC = NOT INTERNALLY CONNECTED.  
THIS PIN IS NOT CONNECTED INTERNALLY.
2. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.

10203-002

Figure 3. 8-Lead SOIC Pin Configuration

Table 11. 8-Lead SOIC Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NIC	Not Internally Connected. This pin is not connected internally.
2	V <sub>IN</sub>	Input Voltage Connection.
3	NIC	Not Internally Connected. This pin is not connected internally.
4	GND	Ground.
5	NIC	Not Internally Connected. This pin is not connected internally.
6	V <sub>OUT</sub>	Output Voltage.
7	NIC	Not Internally Connected. This pin is not connected internally.
8	DNC	Do Not Connect. Do not connect to this pin.

**NOTES**

1. NIC = NOT INTERNALLY CONNECTED.  
THIS PIN IS NOT CONNECTED INTERNALLY.
2. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.

10203-008

Figure 4. 8-Lead LCC Pin Configuration

Table 12. 8-Lead LCC Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NIC	Not Internally Connected. This pin is not connected internally.
2	V <sub>IN</sub>	Input Voltage Connection.
3	GND <sub>FORCE</sub>	Ground connection
4	GND <sub>SENSE</sub>	Ground sensing connection. Connect directly to the ground connection of the load device
5	NIC	Not Internally Connected. This pin is not connected internally.
6	V <sub>OUT_SENSE</sub>	Reference Voltage Output.
7	V <sub>OUT_FORCE</sub>	Reference Voltage Output sensing connection. Connect directly to the voltage input of the load device
8	DNC	Do Not Connect. Do not connect to this pin.

## TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

### ADR4520




Figure 5. ADR4520 B Grade Output Voltage vs. Temperature




Figure 8. ADR4520 Load Regulation vs. Temperature (Sourcing)




Figure 6. ADR4520 Output Voltage Start-Up Response




Figure 9. ADR4520 Load Regulation vs. Temperature (Sinking)




Figure 7. ADR4520 Dropout Voltage vs. Load Current








Figure 10. ADR4520 Line Regulation vs. Temperature






Figure 15. ADR4520 Line Transient Response




Figure 17. ADR4520 Solder Heat Resistance Shift (3 × Reflow)




Figure 16. ADR4520 Output Impedance vs. Frequency


**ADR4525**

Figure 18. ADR4525 B Grade Output Voltage vs. Temperature

10203-201




Figure 19. ADR4525 C Grade Output Voltage vs. Temperature

10203-217




Figure 20. ADR4525 D Grade Output Voltage vs. Temperature

10203-926




Figure 21. ADR4525 Output Voltage Start-Up Response

10203-204




Figure 22. ADR4525 Dropout Voltage vs. Load Current

10203-206




Figure 23. ADR4525 Load Regulation vs. Temperature (Sourcing)

10203-207




Figure 24. ADR4525 Load Regulation vs. Temperature (Sinking)




Figure 25. ADR4525 Line Regulation vs. Temperature




Figure 26. ADR4525 Supply Current vs. Supply Voltage




Figure 27. ADR4525 Output Voltage Noise (Maximum Amplitude from 0.1 Hz to 10 Hz)




Figure 28. ADR4525 Output Noise Spectral Density




Figure 29. ADR4525 Ripple Rejection Ratio vs. Frequency




Figure 30. ADR4525 Line Transient Response




Figure 33. ADR4525 Solder Heat Resistance Shift (3 x Reflow)




Figure 31. ADR4525 A, B C Grade Load Transient Response (Sinking)




Figure 34. ADR4525 A, B C Grade Load Transient Response (Sourcing)




Figure 32. ADR4525 Output Impedance vs. Frequency




Figure 35. ADR4525 D Grade Load Regulation vs. Temperature (Sinking)




Figure 36. ADR4525 D Grade Load Transient Response (Sinking)




Figure 38. ADR4525 D Grade Load Transient Response (Sourcing)




Figure 37. ADR4525 D Grade Load Regulation vs. Temperature (Sourcing)


**ADR4530**

Figure 39. ADR4530 B Grade Output Voltage vs. Temperature




Figure 42. ADR4530 Load Regulation vs. Temperature (Sourcing)




Figure 40. ADR4530 Output Voltage Start-Up Response




Figure 43. ADR4530 Load Regulation vs. Temperature (Sinking)




Figure 41. ADR4530 Dropout Voltage vs. Load Current








Figure 44. ADR4530 Line Regulation vs. Temperature






Figure 49. ADR4530 Line Transient Response




Figure 51. ADR4530 Solder Heat Resistance Shift (3 x Reflow)




Figure 50. ADR4530 Output Impedance vs. Frequency


**ADR4533**

Figure 52. ADR4533 B Grade Output Voltage vs. Temperature




Figure 55. ADR4533 Load Regulation vs. Temperature (Sourcing)




Figure 53. ADR4533 Output Voltage Start-Up Response




Figure 56. ADR4533 Load Regulation vs. Temperature (Sinking)




Figure 54. ADR4533 Dropout Voltage vs. Load Current




Figure 57. ADR4533 Line Regulation vs. Temperature




Figure 58. ADR4533 Supply Current vs. Supply Voltage

10203-410





Figure 60. ADR4533 Output Noise Spectral Density

10203-412

Figure 59. ADR4533 Output Voltage Noise  
(Maximum Amplitude from 0.1 Hz to 10 Hz)

10203-411




Figure 61. ADR4533 Ripple Rejection Ratio vs. Frequency

10203-413




Figure 62. ADR4533 Line Transient Response




Figure 64. ADR4533 Solder Heat Resistance Shift (3 × Reflow)




Figure 63. ADR4533 Output Impedance vs. Frequency


**ADR4540**

Figure 65. ADR4540 B Grade Output Voltage vs. Temperature

10203-501




Figure 66. ADR4540 C Grade Output Voltage vs. Temperature

10203-501




Figure 67. ADR4540 D Grade Output Voltage vs. Temperature

10203-504




Figure 68. ADR4540 Output Voltage Start-Up Response

10203-504




Figure 69. ADR4540 Dropout Voltage vs. Load Current

10203-506




Figure 70. ADR4540 Load Regulation vs. Temperature (Sourcing)

10203-507




Figure 71. ADR4540 Load Regulation vs. Temperature (Sinking)

10203-508




Figure 72. ADR4540 Line Regulation vs. Temperature

10203-509





Figure 73. ADR4540 Supply Current vs. Supply Voltage

10203-510

Figure 74. ADR4540 Output Voltage Noise  
(Maximum Amplitude from 0.1 Hz to 10 Hz)

10203-511










Figure 75. ADR4540 Output Noise Spectral Density

10203-512






Figure 82. ADR4540 D Grade Load Regulation vs. Temperature (Sinking)




Figure 84. ADR4540 D Grade Load Regulation vs. Temperature (Sourcing)




Figure 83. ADR4540 D Grade Load Transient Response (Sinking)




Figure 85. ADR4540 D Grade Load Transient Response (Sourcing)


**ADR4550**

Figure 86. ADR4550 B Grade Output Voltage vs. Temperature




Figure 89. ADR4550 Output Voltage Start-Up Response




Figure 87. ADR4550 C Grade Output Voltage vs. Temperature




Figure 90. ADR4550 Dropout Voltage vs. Load Current




Figure 88. ADR4550 D Grade Output Voltage vs. Temperature




Figure 91. ADR4550 Load Regulation vs. Temperature (Sourcing)




Figure 92. ADR4550 Load Regulation vs. Temperature (Sinking)




Figure 93. ADR4550 Line Regulation vs. Temperature




Figure 94. ADR4550 Supply Current vs. Supply Voltage



Figure 95. ADR4550 Output Voltage Noise  
(Maximum Amplitude from 0.1 Hz to 10 Hz)

Figure 96. ADR4550 Output Noise Spectral Density




Figure 97. ADR4550 Ripple Rejection Ratio vs. Frequency




Figure 100. ADR4550 Output Impedance vs. Frequency




Figure 98. ADR4550 Line Transient Response




Figure 101. ADR4550 Solder Heat Resistance Shift (3 × Reflow)




Figure 99. ADR4550 A, B, C Grade Load Transient Response (Sinking)




Figure 102. ADR4550 A, B, C Grade Load Transient Response (Sourcing)




Figure 103. ADR4550 D Grade Load Regulation (Sinking)




Figure 105. ADR4550 D Grade Load Regulation (Sourcing)




Figure 104. ADR4550 D Grade Load Transient Response (Sinking)




Figure 106. ADR4550 D Grade Load Transient Response (Sourcing)

## TERMINOLOGY

### Dropout Voltage ( $V_{DO}$ )

Dropout voltage, sometimes referred to as supply voltage headroom or supply output voltage differential, is defined as the minimum voltage differential between the input and output such that the output voltage is maintained to within 0.1% accuracy.

$$V_{DO} = (V_{IN} - V_{OUT})_{min} | I_L = \text{constant}$$

Because the dropout voltage depends on the current passing through the device, it is always specified for a given load current. In series mode devices, the dropout voltage typically increases proportionally to the load current (see Figure 7, Figure 22, Figure 41, Figure 54, Figure 69, and Figure 90).

### Line Regulation

Line regulation refers to the change in output voltage in response to a given change in input voltage and is expressed in percent per volt, ppm per volt, or  $\mu\text{V}$  per volt change in input voltage. This parameter accounts for the effects of self heating.

### Load Regulation

Load regulation refers to the change in output voltage in response to a given change in load current and is expressed in  $\mu\text{V}$  per mA, ppm per mA, or ohms of dc output resistance. This parameter accounts for the effects of self heating.

### Solder Heat Resistance (SHR) Shift

SHR shift refers to the permanent shift in output voltage that is induced by exposure to reflow soldering and is expressed as a percentage of the output voltage. This shift is caused by changes in the stress exhibited on the die by the package materials when these materials are exposed to high temperatures. This effect is more pronounced in lead-free soldering processes due to higher reflow temperatures. SHR is calculated after three solder reflow cycles to simulate the worst case conditions when assembling a two-sided PCB with surface mount components with one additional rework cycle. The reflow cycles use the JEDEC standard reflow temperature profile.

### Temperature Coefficient (TCV<sub>OUT</sub>)

The temperature coefficient relates the change in the output voltage to the change in the ambient temperature of the device, as normalized by the output voltage at 25°C. The TCV<sub>OUT</sub> for the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 A grade and B grade is fully tested over three temperatures: -40°C, +25°C, and +125°C. The TCV<sub>OUT</sub> for the C grade and D grade is fully tested over three temperatures: 0°C, +25°C, and +70°C. This parameter is specified using two methods. The box method is the most common method and accounts for the temperature coefficient over the full temperature range, whereas the bowtie method calculates the worst case slope from +25°C and is therefore more useful for systems which are calibrated at +25°C.

### Box Method

The box method is represented by the following equation:

$$TCV_{OUT} = \left| \frac{\max\{V_{OUT}(T_1, T_2, T_3)\} - \min\{V_{OUT}(T_1, T_2, T_3)\}}{V_{OUT}(T_2) \times (T_3 - T_1)} \right| \times 10^6$$

where:

$TCV_{OUT}$  is expressed in ppm/°C.

$V_{OUT}(T_X)$  is the output voltage at Temperature  $T_X$ .

$T_1 = -40^\circ\text{C}$ .

$T_2 = +25^\circ\text{C}$ .

$T_3 = +125^\circ\text{C}$ .

This box method ensures that  $TCV_{OUT}$  accurately portrays the maximum difference between any of the three temperatures at which the output voltage of the device is measured.

### Bowtie Method

The bowtie method is represented by the following equation:

$$TCV_{OUT} = |\max\{TCV_{OUT1}, TCV_{OUT2}\}|$$

where:

$$TCV_{OUT1} = \left| \frac{\max\{V_{OUT}(T_1, T_2)\} - \min\{V_{OUT}(T_1, T_2)\}}{V_{OUT}(T_2) \times (T_2 - T_1)} \right| \times 10^6$$

$$TCV_{OUT2} = \left| \frac{\max\{V_{OUT}(T_2, T_3)\} - \min\{V_{OUT}(T_2, T_3)\}}{V_{OUT}(T_2) \times (T_3 - T_2)} \right| \times 10^6$$

$TCV_{OUT}$  is expressed in ppm/°C.

$V_{OUT}(T_X)$  is the output voltage at Temperature  $T_X$ .

$T_1 = 0^\circ\text{C}$ .

$T_2 = +25^\circ\text{C}$ .

$T_3 = +70^\circ\text{C}$ .

### Thermally Induced Output Voltage Hysteresis ( $\Delta V_{OUT\_HYS}$ )

Thermally induced output voltage hysteresis represents the change in the output voltage after the device is exposed to a specified temperature cycle. This is expressed as a difference in ppm from the nominal output.

$$\Delta V_{OUT\_HYS} = \frac{V_{OUT1\_25^\circ\text{C}} - V_{OUT2\_25^\circ\text{C}}}{V_{OUT\_25^\circ\text{C}}} \times 10^6 [\text{ppm}]$$

where:

$V_{OUT1\_25^\circ\text{C}}$  is the output voltage at 25°C.

$V_{OUT2\_25^\circ\text{C}}$  is the output voltage after temperature cycling.

### Long-Term Stability ( $\Delta V_{OUT\_LTD}$ )

Long-term stability refers to the shift in the output voltage versus time. This is expressed as a difference in ppm from the nominal output.

$$\Delta V_{OUT\_LTD} = \left| \frac{V_{OUT}(t_1) - V_{OUT}(t_0)}{V_{OUT}(t_0)} \right| \times 10^6 [\text{ppm}]$$

where:

$V_{OUT}(t_0)$  is the  $V_{OUT}$  at the starting time of the measurement.

$V_{OUT}(t_1)$  is the  $V_{OUT}$  at the end time of the measurement.

## APPLICATIONS INFORMATION

### BASIC VOLTAGE REFERENCE CONNECTION

The circuit shown in Figure 107 shows the basic configuration for the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 family of voltage references.




Figure 107. ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 Simplified Schematic

### INPUT AND OUTPUT CAPACITORS

#### *Input Capacitors*

A 1  $\mu$ F to 10  $\mu$ F electrolytic or ceramic capacitor can be connected to the input to improve transient response in applications where the supply voltage may fluctuate. It is recommended to connect an additional 0.1  $\mu$ F ceramic capacitor in parallel to reduce supply noise.

#### *Output Capacitors*

An output capacitor is required for stability and to filter out low level voltage noise. The minimum value of the output capacitor ( $C_{OUT}$ ) is shown in Table 13.

Table 13. Minimum  $C_{OUT}$  Value

Part Number	Minimum $C_{OUT}$ Value
ADR4520, ADR4525	1.0 $\mu$ F
ADR4530, ADR4533,	0.1 $\mu$ F
ADR4540, ADR4550	

An additional 1  $\mu$ F to 10  $\mu$ F electrolytic or ceramic capacitor can be added in parallel to improve transient performance in response to sudden changes in load current; however, doing so increases the turn-on time of the device.

### LOCATION OF REFERENCE IN SYSTEM

It is recommended to place the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 reference as close to the load as possible to minimize the length of the output traces and, therefore, the error introduced by the voltage drop. Current flowing through a PCB trace produces a voltage drop; with longer traces, this drop can reach several millivolts or more, introducing considerable error into the output voltage of the reference. A 1-inch long, 5 mm wide trace of 1-ounce copper has a resistance of approximately 100 m $\Omega$  at room temperature; at a load current of 10 mA, this resistance can introduce a full millivolt of error.

### POWER DISSIPATION

The ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 voltage references are capable of sourcing and sinking up to 10 mA of load current at room temperature across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be monitored carefully to ensure that the device does not exceed its maximum power dissipation rating. The maximum power dissipation of the device can be calculated using the following equation:

$$P_D = \frac{T_J - T_A}{\theta_{JA}}$$

where:

$P_D$  is the device power dissipation.

$T_J$  is the device junction temperature.

$T_A$  is the ambient temperature.

$\theta_{JA}$  is the package (junction to air) thermal resistance.

This relationship can cause acceptable load current in high temperature conditions to be less than the maximum current sourcing capability of the device. Do not operate the device outside of its maximum power rating, because doing so can result in premature failure or permanent damage to the device.

### SAMPLE APPLICATIONS

#### *Bipolar Output Reference*

Figure 108 shows a bipolar reference configuration. By connecting the output of the ADR4550 to the inverting terminal of an operational amplifier, it is possible to obtain both positive and negative reference voltages. R1 and R2 must be matched as closely as possible to ensure minimal difference between the negative and positive outputs. Resistors with low temperature coefficients must also be used if the circuit is deployed in environments with large temperature swings; otherwise, a voltage difference develops between the two outputs as the ambient temperature changes.




Figure 108. ADR4550 Bipolar Output Reference

### Boosted Output Current Reference

Figure 109 shows a configuration for obtaining higher current drive capability from the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 references without sacrificing accuracy. The op amp regulates the current flow through the metal-oxide semiconductor field effect transistor (MOSFET) until  $V_{OUT}$  equals the output voltage of the reference; current is then drawn directly from  $V_{IN}$  instead of from the reference itself, allowing increased current drive capability.




Figure 109. Boosted Output Current Reference

Because the current sourcing capability of this circuit depends only on the current rating of the MOSFET, the output drive capability can be adjusted to the application simply by choosing an appropriate MOSFET. In all cases, tie the  $V_{OUT}$  pin directly to the load device to maintain maximum output voltage accuracy.

### LONG-TERM DRIFT

The stability of a precision signal path over its lifetime or between calibration procedures is dependent on the long-term stability of the analog components in the path, such as op amps, references, and data converters. To help system designers predict the long-term drift of circuits that use the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550, Analog Devices measured the output voltage of multiple units for more than 4500 hours (more than 6 months) using a high precision measurement system, including an ultrastable oil bath. To replicate real-world system performance, the devices under test (DUTs) were soldered onto an FR4 PCB using a standard reflow profile (as defined in the JEDEC J-STD-020D standard), rather than testing them in sockets. This manner of testing is important because expansion and contraction of the PCB can apply stress to the integrated circuit (IC) package and contribute to shifts in the offset voltage.

Figure 110 shows the long-term drift of the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550. Sample 1, Sample 2, and Sample 3 plot traces show sample units. The mean drift after 4500 hours is 51 ppm. Note that the early life drift (0 hours to 250 hours) accounts for 40% of the total drift observed over 4500 hours, as shown in Figure 111. The first 1000 hours account for 50% of the total drift, and the remaining

3500 hours account for the remaining 50% of the drift. Thus, the early life drift is the dominant contributor, whereas the drift after 1000 hours is significantly lower.




Figure 110. Measured Long-Term Drift of the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 over 4,500 Hours




Figure 111. Measured Early Life Drift of the ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550




Figure 112. Measured Long-Term Drift of the ADR4525D/ADR4540D/ADR4550D over 4,500 Hours

## THERMAL HYSTERESIS

In addition to stability over time, as described in the Long-Term Drift section, it is useful to know the thermal hysteresis, that is, the stability vs. cycling of temperature. Thermal hysteresis is an important parameter because it tells the system designer how closely the signal returns to its starting amplitude after the ambient temperature changes and the subsequent return to room temperature. Figure 113 shows the change in output voltage as the temperature cycles three times from room temperature to  $+125^{\circ}\text{C}$  to  $-40^{\circ}\text{C}$  and back to room temperature.

In the three full cycles, the output hysteresis is typically  $-13\text{ ppm}$ . The histogram in Figure 114 shows that the hysteresis is larger when the device is cycled through only a half cycle, from room temperature to  $125^{\circ}\text{C}$  and back to room temperature, typically  $-97\text{ ppm}$ .




Figure 113. Change in Output Voltage over Three Full Temperature Cycles ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )




Figure 114. Histogram Showing the Temperature Hysteresis of the Output Voltage ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )

Figure 115 shows the change in input offset voltage as the temperature cycles three times from room temperature to  $+70^{\circ}\text{C}$  to  $0^{\circ}\text{C}$  and back to room temperature. In the three full cycles, the output hysteresis is typically  $-8\text{ ppm}$ . The histogram in Figure 116 shows that the hysteresis is larger when the device is cycled through only a half cycle, from room temperature to  $+70^{\circ}\text{C}$  and back to room temperature, typically  $-17\text{ ppm}$ .




Figure 115. Change in Output Voltage over Three Full Temperature Cycles ( $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ )




Figure 116. Histogram Showing the Temperature Hysteresis of the Output Voltage ( $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ )




Figure 117. D Grade Change in Output Voltage over Three Full Temperature Cycles ( $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ )




Figure 118. D Grade Histogram Showing the Temperature Hysteresis of the Output Voltage (0°C to 70°C)

Measuring thermal hysteresis over the full operating temperature range is not reflective of a typical operating environment in most applications. Instead, smaller temperature variations are more normal. The ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 were tested over 20 different temperature cycles of increasing magnitude, centered at +25°C, starting with  $+25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  and going up to the full operating temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The results are shown in Figure 119.

For a temperature delta of 100°C (that is,  $+25^{\circ}\text{C} \pm 50^{\circ}\text{C}$ ) the thermal hysteresis is less than 20 ppm for both the full cycle and the half cycle. Above this range, the thermal hysteresis increases significantly. These results show that the standard specification, which covers the full operating temperature range, is close to the worst case performance.




Figure 119. Thermal Hysteresis for Increasing Temperature Range

## HUMIDITY SENSITIVITY

The ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 is packaged in a SOIC plastic package and has a moisture sensitivity level of MSL-1, per the JEDEC standard. However, moisture absorption from the air into the package changes the internal mechanical stresses on the die causing shifts in the output voltage. Figure 120 shows the effects of a step change in relative humidity on the output voltage over time.

The humidity chamber is maintained at an ambient temperature of  $+25^{\circ}\text{C}$ , while the relative humidity undergoes a step change from 20% to 80% at time zero. The relative humidity is maintained at 80% for the duration of the testing. Note that the output voltage shifts quickly compared to the overall settling time, following the step change in relative humidity.

Figure 121 shows the effects of 10% increases in relative humidity from 30% to 70% and back to 30%. Note that after the relative humidity returns to 30%, the output voltage is settling back to its starting point.




Figure 120. Change in Output Voltage vs. Time After Humidity Step Change (20% to 80% Relative Humidity)




Figure 121. Change in Output Voltage vs. Time for 10% Humidity Steps (30% to 70% to 30% Relative Humidity in 10% Steps)

## POWER CYCLE HYSTERESIS

By power cycling large numbers of samples, the power cycle hysteresis can be determined. To keep this measurement independent of other variables and environmental effects, the power cycle testing was performed using a high precision measurement system, including an ultrastable oil bath.

Figure 122 shows the power cycle hysteresis. The units were powered down for approximately four hours and then powered up. The ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550 do not have any power cycle hysteresis even after a long power-down period, making these devices very suitable for equipment which must maintain its calibration accuracy between power cycles.





Figure 122. Power Cycle Hysteresis

10203-806

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

Figure 123. 8-Lead Standard Small Outline Package [SOIC\_N]  
 Narrow Body  
 (R-8)

Dimensions shown in millimeters and (inches)



05-21-2010-D

Figure 124. 8-Terminal Ceramic Leadless Chip Carrier [LCC]

(E-8-1)

Dimensions shown in inches

## ORDERING GUIDE

Model <sup>1,2</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
ADR4520ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4520ARZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4520BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4520BRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4525ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4525ARZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4525BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4525BRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4525CRZ	0°C to 70°C	8-Lead SOIC_N	R-8	98
ADR4525CRZ-R7	0°C to 70°C	8-Lead SOIC_N	R-8	1,000
ADR4525DEZ	0°C to 70°C	8-Lead LCC	E-8	98
ADR4525DEZ-R7	0°C to 70°C	8-Lead LCC	E-8	1,000
ADR4525WBRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000

Model <sup>1,2</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
ADR4530ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4530ARZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4530BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4530BRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4533ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4533ARZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4533BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4533BRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4540ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4540ARZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4540BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4540BRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4540CRZ	0°C to 70°C	8-Lead SOIC_N	R-8	98
ADR4540CRZ-R7	0°C to 70°C	8-Lead SOIC_N	R-8	1,000
ADR4540DEZ	0°C to 70°C	8-Lead LCC	E-8	98
ADR4540DEZ-R7	0°C to 70°C	8-Lead LCC	E-8	1000
ADR4550ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4550ARZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4550BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	98
ADR4550BRZ-R7	-40°C to +125°C	8-Lead SOIC_N	R-8	1,000
ADR4550CRZ	0°C to 70°C	8-Lead SOIC_N	R-8	98
ADR4550CRZ-R7	0°C to 70°C	8-Lead SOIC_N	R-8	1,000
ADR4550DEZ	0°C to 70°C	8-Lead LCC	E-8	98
ADR4550DEZ-R7	0°C to 70°C	8-Lead LCC	E-8	1000

<sup>1</sup>Z = RoHS Compliant Part.<sup>2</sup>W = Qualified for Automotive Applications. See the Automotive Products section.

## AUTOMOTIVE PRODUCTS

The ADR4525W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.