

Overvoltage Protector with Bidirectional Blocking and Surge Protection

Features

- Wide Input voltage range: 3.0V to +28V
- Integrated MOSFET switch 20mΩ typical
- 5A Continuous Current
- VP Select pin
 - ► Over-Voltage threshold trip 13V/17V
- ► VSNS clamp 16V/20V max
- Fast Over-Voltage response time 100ns
- Low Quiescent Current: 160µA (typ.)
- Integrated Protection
 - Thermal Shutdown
 - Under voltage protection (UVLO)
 - Soft-Start
 - OUT to IN Reverse Blocking
- EN, VSNS, WRX and FLAG pins
- Integrated Surge Protection up to +/-100V
- Pb-free WLCSP 20-Bump, 0.4mm pitch
- -40°C to +85°C Temperature Range

Applications

- Smartphones and Tablets
- Mobile Internet Devices
- Peripherals

Brief Description

The KTS1675 over-voltage protection device features high current integrated N-Channel MOSFETs with an ultra-low IN to OUT on-resistance of $20m\Omega$ (typical). Low-voltage systems on the output are protected from voltage supply faults up to +28V. An internal clamp on the input protects the device from surges up to ±100V.

An input voltage exceeding the over-voltage threshold causes the internal MOSFETs to turn off, preventing excessive voltage from damaging downstream devices.

The KTS1675 has a selectable internal fixed OVLO threshold preset to either 13V or 17V (typical) and also supports reverse bias blocking, preventing any voltage present at OUT pin feeding back into IN when the device is in the Off state. The KTS1675 also provides a selectable, always ON, clamped output voltage of 16V or 20V max.

The KTS1675 also features additional protection including enhanced ESD and thermal to protect against over-load conditions.

The device is available in a RoHS and Green compliant 20-bump, 0.4mm pitch, 2.22mm x 1.82mm WLCSP.



Typical Application





Pin Descriptions

| Pin # | Name | Pin Type | Slave or Autonomous | Function | | |
|-----------------------------------|------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| A1, A2, A3, A4, A5, B1, B2, B3 | IN | Power | Both | Load switch input pin. | | |
| C1, C2, D1, D2, D3 | OUT | Power | Both | Load switch output pin. | | |
| D5 | WRX | Digital I/O | Autonomous Wireless receiver (WRx) active low logic enable pin. Slave mode: Pull this pin logic low or Pull this pin to GN Autonomous mode: Connect this pin to WRx active low if a system output control pin is not available. | | | |
| D4 | ĒN | Digital Input | Slave | Active low logic enable pin. When EN high, the switch is turned off. Slave mode: Connect this pin to System enable logic pin or tie to external GND plane. Autonomous: Pull this pin logic low or tie to external GND. | | |
| B4, B5 | GND | Power | Both | Ground pin. | | |
| C4 | FLAG | Digital I/O | Autonomous | FLAG pin is pulled high to indicate to the system when OTG mode can be triggered in autonomous mode. Slave mode: Pull this pin logic low, or tie to external GND. Autonomous mode: Connect to the System digital I/O pin (or equivalent) that pulls logic low to enter OTG mode when IN is connected to an OTG load and a power source is applied to OUT. | | |
| C5 | VSNS | Analog Output | Slave | IN input voltage sense pin with clamping voltage set by VP pin. Slave mode: connect this pin to the battery charger input sense pin. | | |
| C3 | VP | Digital Input | Both | OVP and VSNS selector pin. Connect VP to GND for a typical 17V OVP and a max. of 20V VSNS. Leave VP floating for a typical 13V OVP and a max. of 16V VSNS. | | |

WLCSP-20





Top Mark WW = Device ID Code, XX = Date Code, YY = Assembly Code, ZZZZ = Serial Number



Absolute Maximum Ratings¹

| Symbol | Description | Value | Units |
|--------------------------------------------------------------------|--------------------------------------|------------|-------|
| IN | Input Voltage | -0.3 to 28 | V |
| OUT | Output Voltage | -0.3 to 24 | V |
| IN-OUT | IN to OUT Voltage (when OFF) | -24 to 28 | V |
| VSNS | Input Voltage Sensing | 20 | V |
| EN, FLAG, WRX EN, FLAG and WRX pins | | -0.3 to 6 | V |
| IN, OUT Current | Continuous Current | 5 | A |
| TJ | Operating Junction Temperature Range | -40 to 150 | °C |
| T _s Storage Temperature Range | | -65 to 150 | °C |
| T _{LEAD} Maximum Soldering Temperature (at leads, 10 sec) | | 260 | °C |

(T_A = 25°C unless otherwise noted)

Thermal Capabilities

| Symbol | Description | Value | Units |
|-------------------------------------------------------------------|-------------------------------------------------------|-------|-------|
| θ _{JA} | Thermal Resistance – Junction to Ambient ² | 65 | °C/W |
| PD | Maximum Power Dissipation at $T_A \le 25^{\circ}C$ | 1919 | mW |
| $\Delta P_D / \Delta T$ Derating Factor Above $T_A = 25^{\circ}C$ | | -15.4 | mW/°C |

Ordering Information

| Part Number | Marking | Operating Temperature | Package | |
|---------------|-------------------------|------------------------------|----------|--|
| KTS1675EUT-TR | MOXXYYZZZZ ³ | -40°C to +85°C | WLCSP-20 | |

Recommended Operating Condition⁴

| Description | Value | | |
|----------------------------------------|----------------|--|--|
| IN Voltage Range | 3.0V to 20V | | |
| OUT Voltage Range | 3.0V to 18V | | |
| Ambient Temperature | -40°C to +85°C | | |
| Input capacitance (CIN) | Up to 10µF | | |
| OTG hot swap capacitance (Cotg) | Up to 200µF | | |
| Output capacitance (C _{OUT}) | Up to 20µF | | |

^{1.} Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

^{2.} Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to a 4-layer board.

^{3.} XX = Date Code, YY = Assembly Code, ZZZZ = Serial Number.

^{4.} The device is not guaranteed to function outside of recommended operating condition.



Electrical Characteristics⁵

| V _{IN} /V _{OUT} = 5V. Unless otherwise noted, the <i>Min</i> and Max specs are applied over the full operation temperature range |
|----------------------------------------------------------------------------------------------------------------------------------------------------|
| of -40°C to +85°C, while <i>Typ</i> values are specified at room temperature (25°C). |

| Symbol | Description | Conditions | Min | Тур | Max | Units | |
|----------------------------|--------------------------------------------------|---------------------------------------------------------------------------------------------|-------------------------------------|-----|-----|-------|----|
| INPUT, OVP (| IN to OUT) | | | | | | |
| Vin | Input Operating Supply voltage | | | | | 20.0 | V |
| Vout | Output Operating Supply voltage | | | 3.0 | | 18.0 | V |
| Vuvlo | Input /Output UVLO rising threshold | Initiates soft-start afte | ates soft-start after deglitch time | | 2.7 | 2.95 | V |
| lout, lotg | Continuous output current | | | | | 5 | А |
| Vovp | Input OVD rising threshold | VIN > VOVP enters | VP = GND | 16 | 17 | 18 | V |
| VOVP | Input OVP rising threshold | Fault mode | VP = FLOAT | 12 | 13 | 14 | V |
| VUVLO/OVP-HYS | UVLO and OVP Hysteresis | Falling VIN | | | 0.2 | | V |
| VIN-CLAMP | Input Clamp Voltage | I _{IN} = 10mA, T _A = +25° | С | 28 | 32 | | V |
| R _{DSON} (IN-OUT) | Switch ON Resistance | I _{IN} = 1A, T _A = +25°C | | | 20 | 30 | mΩ |
| I _{Q-IN} | Input quiescent current, Standby/Fault state | EN = High | | | 160 | 210 | μΑ |
| IDD-IN | Input operating current | \overline{EN} = Low, I _{OUT} = 0mA | | | 160 | 210 | μA |
| Ια-ουτ | Output quiescent current, Standby/Fault state | OTG-mode, \overline{EN} = High | | | 170 | 220 | μΑ |
| IDD-OUT | Output operating current | OTG-mode, \overline{EN} = Low, No load | | | 160 | 210 | μA |
| QIN-GND(CLAMP) | Clamping IN quiescent current | V _{IN} = 28V; VOUT = 0V to 6V | | | 0.3 | 5 | mA |
| R _{DIS} | OUT discharge resistance | Measured from OUT to GND during discharge event | | | 450 | 650 | Ω |
| VIN-OUT(Float) | OUT float voltage | Standby state, \overline{FLAG} = high and/or \overline{EN} = high; VIN = 4.5V to 16V | | | | 2 | V |
| Vout-IN(Float) | IN float voltage | OTG state, \overline{FLAG} = high and/or \overline{EN} = high; VOUT = 4.5V to 16V | | | | 2 | V |
| VSNS | 1 | 1 | | | 1 | 1 | |
| V _{VSNS_DROP} | VSNS voltage drop when loaded | $I_{VSNS} = 20mA, T_A = +2$ | 5°C | | 20 | 30 | mV |
| | | | VP = GND | | 18 | 20 | V |
| VCLAMP | VSNS Clamp Voltage | $V_{IN} = 20V, V_{EN} = 0V$ | VP = FLOAT | | 14 | 16 | V |

^{5.} KTS1675 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.



Electrical Characteristics (continued)⁵

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------|-------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----|------|-----|-------|
| TIMING CHA | ARACTERISTICS | | | | | |
| t _{DEB} | Input debounce time | $V_{UVLO} < V_{IN} < V_{OVP}$, $\overline{EN} = low$, time delay between VIN rising and \overline{WRX} rising | | 50 | | ms |
| tois | Discharge time | Time after debounce time WRX rising to VOUT soft-start | | 50 | | ms |
| tsst | Soft-start time | Bidirectional IN to OUT or OUT to IN, time is from 20% to 80% of input | | 0.5 | 1.0 | ms |
| tovp-dly | Switch turn-off response time | $V_{IN} > V_{OVP}$ to VOUT stop rising | | 70 | | ns |
| t delay | Logic pin enable delay: \overline{EN} , \overline{FLAG} | Time delay from EN, FLAG enable/disable load switch, excluding soft-start | | 200 | | μs |
| DIGITAL SIG | GNALS | | | | | |
| VIL | Digital Logic Thresholds; Logic input | Input logic low | | | 0.4 | V |
| VIH | pins: EN, FLAG, WRX | Input logic high | 1.1 | | | V |
| V _{OL} | | Output logic low, Sinking = 1mA | | | 0.4 | V |
| V _{OH} | Output voltage: FLAG, WRX | Output logic high, no load | 2.6 | 3.25 | 3.6 | V |
| R _{OH} | Pull-up resistance: FLAG, WRX | | | 400 | | kΩ |
| R _{EN} | EN Pull-down resistor | | | 400 | | kΩ |
| ESD PROTE | CTION (IEC61000-4-2) | | | | | |
| | Human Body Model (HBM) | All pins | | ±2 | | |
| Vesd | IEC61000-4-2 Contact discharge | IN pin | | | | kV |
| | IEC61000-4-2 Air gap discharge | IN pin | | ±15 | | |
| Thermal Shu | utdown | | | | | |
| f | IC junction thermal shutdown threshold | | | 150 | | °C |
| tյ-тн | IC junction thermal shutdown hysteresis | | | 15 | | °C |



Typical Characteristics

 $V_{IN}/V_{OUT} = 5V$, $C_{IN} = 1\mu$ F, $C_{OUT} = 10\mu$ F, \overline{WRX} floating (high), \overline{FLAG} floating (high), \overline{EN} floating (low), VP = GND (17V V_{OVP}), Temp = 25°C unless otherwise specified.



Normalized R_{DSON} vs Output Current (V_{IN} = 5V)



Forward Blocking Supply Current vs. VIN (Switch off, EN = high)



Reverse Blocking Supply Current vs. VOUT (Switch off, FLAG = high)



Normalized R_{DSON} vs. Temperature (I_{OUT} = 1A)





Typical Characteristics

 $V_{IN}/V_{OUT} = 5V$, $C_{IN} = 1\mu$ F, $C_{OUT} = 10\mu$ F, \overline{WRX} floating (high), \overline{FLAG} floating (high), \overline{EN} floating (low), VP = GND (17V V_{OVP}), Temp = 25°C unless otherwise specified.



Normalized Debounce Time vs. Temperature







Typical Characteristics (continued)

 $V_{IN}/V_{OUT} = 5V$, $C_{IN} = 1\mu$ F, $C_{OUT} = 10\mu$ F, \overline{EN} floating (low), VP floating (13V V_{OVP}), Temp = 25°C unless otherwise specified.









10µs / div

2



KTS1675

Functional Block Diagram







Functional Description

The KTS1675 is inserted between the power supply or charger source and the load to be protected. The KTS1675 consists of two "back-to-back" low resistance OVP MOSFET switches, under-voltage lockout protection (UVLO), over-voltage monitors and protection (OVLO), and power good output flags.

The KTS1675 overvoltage protection device features low on-resistance (R_{DSON}) internal FETs and protects lowvoltage systems against voltage faults up to +28VDC. An internal clamp also protects the device from surges up to +100V. If the input voltage exceeds the overvoltage threshold, the internal FETs are turned off to prevent damage to the protected components. A 50ms debounce time built into the device prevents false turn on of the internal FET during startup. The KTS1675 also supports OTG mode where both MOSFETs can be turned-on to provide current flow from OUT to IN. With OTG mode de-asserted and the switch turned off, the KTS1675 blocks any voltage at OUT appearing at IN.

The KTS1675 features a VP selector pin, which gives the user two OVP/VSNS voltage options. Connecting VP to ground, selects an OVP of typically 17V and a maximum VSNS clamp voltage of 20V and when the VP is left to "FLOAT" selects and OVP of typically 13V and a maximum VSNS clamp voltage of 16V.

Dual Input Device Operation

The addition of a wireless receiver (WRx) with an enable pin allows KTS1675 load switch to implement an equivalent 2:1 power multiplexer (PMUX), see Figure 1. When disabled, the wireless receiver withstand voltage must be greater than or equal to 20V which is the load switch maximum input operating voltage.

The load switch can transition between OFF state and OTG modes based on the input state (IN adapter and/or WRx). When the charger detects an OTG plug-in event, the transition to OTG mode is possible.



Figure 1. Dual Input Device Operation



PMUX Operation Modes

The 2:1 PMUX can operate in Slave and/or Autonomous modes. Slave mode allows the system (battery charger) to act as master and determine the input priority, while Autonomous mode assigns input priority to the IN power source over the wireless receiver.

Both slave and autonomous include a 50ms input debounce and 0.5ms soft-start times.

Autonomous mode includes a 50ms automatic break-before-make plus discharge period that is disabled in slave mode by grounding \overline{WRX} pin.

Note. Concurrent mode requires slave mode.

Slave Mode

In Slave mode, both FLAG and WRX pins are tied to GND. The system (battery charger) acts as master and disables the wireless receiver and activates the load switch On-State via the EN pin. Slave mode allows the system (charger) to assign the priority of the input power source when both power sources are active.

- System (charger) controls input/wireless priority
- System interface with a valid IN/OUT:
 - \circ Toggling \overline{EN} = high triggers the standby-state, ON-state, or ON-state/OTG mode
 - The wireless receiver may be enabled by the charger (System)
- OTG slave mode: A low input voltage threshold is detected at the IN pin.

Toggling \overline{EN} = low triggers OTG mode, the wireless receiver may be enabled by the charger (system) as follows:

 The system (charger) that controls OTG concurrent mode requires that the master enables the boost and/or wireless receiver. OTG mode is triggered when the master detects that the necessary conditions are met.

Autonomous Mode

In Autonomous mode, the EN pin is tied to GND. The load switch controller activates the load switch ON-State after a fixed time delay when a valid VSNS voltage is detected. Autonomous mode gives priority to the IN input.

- The load-switch controls input/wireless priority.
- System interface with valid IN/OUT.
- OTG autonomous mode: A low-input voltage threshold is detected at VSNS.
 - Toggling FLAG = low triggers OTG mode since EN = GND, after WRX = high disables the wireless receiver.

Input Surge Protection

The device must withstand up to 100V surge voltage applied from the IN pin to ground pin. The surge may be applied to the load switch in the on or off states. The surge waveform is compatible with the IEC 61000-4-5 specification, $R_{SOURCE} = 2.0\Omega$, 1.2/50µs waveform.

Over-voltage Protection

In normal operation, the OVP switch acts as a slew-rate controlled load switch, connecting and disconnecting the power supply from IN to OUT.

When the voltage on the input exceeds the selected programmed over-voltage trip point, the device immediately turns off the internal OVP switch, disconnecting the load from the abnormal voltage, preventing damage to any downstream components.

The OVP trip point can be selected by the VP pin. Connecting to GND gives a typical 17V trip point and allowing VP to float, typical 13V.



Soft-start

In-rush current is minimized by a soft-start (t_{SST}) which occurs during activation of the load switch. Soft start occurs when the switch is enabled, either in slave mode or autonomous mode.

OTG Modes

OTG modes occur after the charger detects an OTG plug-in event, around 5V is applied to the OUT pin, and the IN pin is tied to an OTG load. The VSNS and \overline{EN} pins are used in slave mode, while the \overline{FLAG} pin is used in autonomous mode as shown in Figure 2.



Figure 2. OTG Mode (R-OTG Load Applied to IN, Autonomous Mode)



OTG mode must support $C_{IN} = 1\mu F$ (static), plus capacitive load $C_{OTG} = 200\mu F$ that can occur during a hot plug event, as shown in Figure 3.



Figure 3. OTG Cable Capacitive Load Hot Plug Event



Timing Diagrams

Figure 4 through Figure 7 show slave and autonomous mode timing diagrams.

In slave mode (\overline{FLAG} and \overline{WRX} pins are tied to GND), the on/off state of the load switch is determined by the \overline{EN} logic input pin that is tied to the system logic.







Figure 5. Slave Mode Timing (with battery present): Dual Input with IN Insertion and Removal (EN is pull LOW beyond 50ms)



In autonomous mode ($\overline{EN} = GND$), a 50ms debounce time followed by 50ms discharge time, and t_{SST} soft-start delay are applied when the IN input rising and falling thresholds are detected. The FLAG pin provides the IN pin voltage status.







Figure 7. Autonomous Mode Timing: Dual Input with IN Insertion and Removal (EN is pull LOW beyond 50ms)



In OTG modes, a load is applied to IN pin and current flows from OUT to IN. After a valid OUT voltage is applied after a debounce time and no voltage is detected at IN, the FLAG serves as a logic output and toggles high. The FLAG pin is bidirectional, and autonomous OTG modes are triggered by pulling the FLAG input pin low.







Figure 9. Slave OTG mode timing: OTG Activate and Deactivate (FLAG) = low, (WRX) = low) (EN is pull LOW before Vin ramps up)



Bidirectional Blocking

The KTS1675 features bidirectional blocking. When IN pin voltage is below the input start-up voltage and FLAG is high (OTG mode disabled), the switch between IN and OUT is open and the internal diodes of the two MOSFET switches are back-to-back, thereby blocking any reverse current. This is also true when the device is in OVP mode.

FLAG logic

The FLAG pin is a bidirectional input/output pin that controls the transition to and from OTG modes while in autonomous mode.

When IN is disconnected (floating) and a valid OUT voltage is detected, the \overline{FLAG} pin serves as an output signal and \overline{FLAG} = logic high. Subsequently, the load switch can be activated by toggling the \overline{FLAG} = logic low, which triggers OTG mode by transitioning into the ON-state.





| IN | OUT | FLAG | CHGOK | Load - Switch Behavior (EN = Low) |
|---------|--------|------|-------|----------------------------------------------------------------------------------------------------|
| < VUVLO | >VUVLO | High | Hi-Z | Load switch = OFF and OTG mode can be enabled On/off state of WRx determined by battery charger |
| = VOUT | = VOUT | Low | Low | Load switch = ON, OTG mode(s) enabled On/off state of WRx determined by battery charger |
| >VUVLO | Low | Low | Х | Load switch = ON (\overline{EN} = Low), OTG mode not allowed |

Figure 11. FLAG Logic

Thermal Protection

The KTS1675 features thermal shutdown to prevent the device from overheating. The internal FETs turn off when the junction temperature exceeds +150°C (typ). The device exits thermal shutdown after the junction temperature cools by 15°C (typ) hysteresis.



Logic State Diagram: Dual Input Device Operation (See Figure 1)



Figure 12. Logic State Diagram, Autonomous Mode



Logic State Diagram: Slave Mode (FLAG = low & WRX = low)



Figure 13. Logic State Diagram, Slave Mode



Applications Information

Input Capacitor

A 1μ F or larger capacitor is typically recommended for C_{IN}. C_{IN} should be located as close to the device IN pin as practically possible. 50V rated capacitors are generally good for most OVP applications to support any surge transient voltage.

Output Capacitor

The soft-start function provides a slow turn-on that allows the KTS1675 to charge large output capacitors with minimum in-rush current. It is recommended to bypass OUT with a 1µF minimum ceramic capacitor.

ESD Test Conditions and Human Body Model ESD Protection

The KTS1675 fully supports the IEC61000-4-2, (Input pin, 1μ F mounted on board). In Air condition, V_{IN} has a ±15kV ESD protected input. In Contact condition and air-gap condition, V_{IN} has ±8kV ESD protected input.

Recommended PCB Layout



Figure 14. Recommended PCB Layout



KTS1675

Packaging Information

WLCSP54-20, 2.22mm x 1.82mm x 0.62mm



Recommended Footprint



* Dimensions are in millimeters.

Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.