Quad channel logic level TOPFET Rev. 01 — 31 March 2003

Product data

Product profile 1.

1.1 Description

Quad temperature and overload protected power switch based on TOPFET™ Trench technology in a 20-pin surface mount plastic package.

Product availability:

BUK1M200-50SGTD in SOT163-1 (SO20).

1.2 Features

- Power TrenchMOS[™]
- Overtemperature protection
- Overload protection
- Input-source voltage resets latched protection circuitry.
- Control of output stage and supply of Low operating input current permits overload protection circuits derived from input
- 5V logic compatible
- Current trip protection
- ESD protection for all pins
- Overvoltage clamping for turn off of inductive loads
- direct drive by micro-controller.

1.3 Applications

- Low-side driver
- Pulse Width Modulation
- DC switching
- General purpose switch for driving lamps, motors, solenoids and heaters.

1.4 Quick reference data

Table 1: Quick reference data

Symbol	Parameter		Min	Max	Unit
R _{DSon}	drain-source on-state resistance		-	200	mΩ
I _D	drain current		-	2.7	А
P _{tot}	total power dissipation	[1]	-	9.4	W
Tj	junction temperature		-	150	°C
V _{DS}	drain-source voltage		-	50	V

[1] All devices active.



2. Pinning information



2.1 Pin description

Table 2:	Pin description	
Symbol	Pin	Description
n.c.	1, 11, 10, 20	not connected
D1	2,19	drain 1
11	3	input 1
D2	4,17	drain 2
12	5	input 2
D3	6,15	drain 3
13	7	input 3
D4	8, 13	drain 4
14	9	input 4
S4	12	source 4
S3	14	source 3
S2	16	source 2
S1	18	source 1

Quad channel logic level TOPFET

3. Block diagram



4. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage		[1]	-	50	V
I _D	drain current	T _{sp} = 25 °C; Figure 5	[2][3]	-	2.7	А
l _l	input current	clamping		-	3	mA
I _{IMS}	non-repetitive peak input current	t _p ≤ 1 ms		-	10	mA
P _{tot}	total power dissipation	T _{sp} = 25 °C; Figure 4	[4]	-	9.4	W
T _{stg}	storage temperature			-55	+150	°C
Tj	junction temperature	normal operation	[5]	-	150	°C
Overvolta	ige clamping ^[6]					
E _{DS(CL)S}	non-repetitive drain-source clamping energy	T_{amb} = 25 °C; $I_{DM} \leq I_{D(th)(trip)};$ inductive load	[3]	-	100	mJ
E _{DS(CL)R}	repetitive drain-source clamping energy	$T_{sp} \leq 125 \ ^{\circ}C; \ I_{DM}$ = 1 A; f = 250 Hz	[3]	-	5	mJ
Overload	protection [7]					
V _{DS(prot)}	protected drain-source voltage	$V_{IS} \ge 4 V$		-	35	V
Reverse	liode					
I _S	source (diode forward) current	$T_{sp} \le 25 \ ^{\circ}C; \ V_{IS} = 0 \ V$		-	2	А
Electrost	atic discharge					
V _{esd}	electrostatic discharge voltage	C = 250 pF; R = 1.5 kΩ		-	2	kV

[1] Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

[2] Refer to overload protection characteristics.in Table 5.

[3] For a single active device.

[4] For all devices active.

[5] Not in an overload condition with drain current limiting.

[6] At a drain-source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

[7] With the protection supply provided via the input pin, the TOPFET is protected from short circuit loads. Overload protection operates by means of drain current trip or by activating the overtemperature protection.

Quad channel logic level TOPFET



5. Thermal characteristics

Table 4:	Thermal	characteristics
----------	----------------	-----------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-sp)}	thermal resistance from junction to	mounted on thermo clad board				
	solder point.	one device active	-	-	45	K/W
		all devices active	-	-	13.3	K/W

6. Static characteristics

Table 5: Static characteristics

Limits are valid for $-40 \degree C \le T_{sp} \le +150 \degree C$ and typical values for $T_{sp} = 25 \degree C$ unless otherwise specified.

	s i sp	,					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Off-state	output characteristics						
V _{DS(CL)}	drain-source clamping voltage	$V_{IS} = 0 V; I_{D} = 10 mA$		50	-		V
		$\label{eq:VIS} \begin{array}{l} V_{\text{IS}} = 0 \ \text{V}; \ \text{I}_{\text{D}} = 200 \ \text{mA}; \ t_{p} \leq 300 \ \mu\text{s}; \\ \delta \leq 0.01; \ \textbf{Figure 18} \end{array}$		50	62	70	V
I _{DSS}	drain-source leakage current	$V_{IS} = 0 V; V_{DS} = 40 V$		-	-	100	μA
		T _{sp} = 25 °C; Figure 19		-	0.05	10	μA
On-state	output characteristic						
R _{DSon}	drain-source on-state resistance	$\label{eq:VIS} \begin{array}{l} V_{IS} \geq 4 \ V; \ t_p \leq 300 \ \mu s; \ \delta \leq 0.01; \\ I_D = 100 \ mA \end{array}$		-	-	380	mΩ
		T _{sp} = 25 °C; Figure 8 and 9		-	150	200	mΩ
Input cha	racteristics ^[1]						
V _{IS(th)}	input-source threshold voltage	$V_{DS} = 5 V; I_D = 1 mA$		0.6	-	2.4	V
		T _{sp} = 25 °C; Figure 13		1.1	1.6	2.1	V
l _{IS}	input supply current normal operation $V_{IS} = 5 V$ $V_{IS} = 4 V$ protection latched $V_{IS} = 5 V$	normal operation					
		$V_{IS} = 5 V$		100	220	400	μA
		$V_{IS} = 4 V$		80	195	330	μA
		protection latched					
		$V_{IS} = 5 V$		1.4	2	2.5	mA
		$V_{IS} = 3 V$; Figure 14 and 16		0.7	1.1	1.5	mA
V _{IS(rst)}	input-source reset voltage	t _{rst} ≥ 100 μs; <mark>Figure 17</mark>	[2]	1.5	2	2.5	V
t _{rst(latch)}	latch reset time		[3]	10	40	100	μs
V _{IS(CL)}	input-source clamping voltage	l _l = 1.5 mA; Figure 15		5.5	-	8.5	V
R _{IG}	input-gate resistance		[4]	-	2.5	-	kΩ
Overload	protection characteristic ^[5]						
I _{D(th)(trip)}	drain current trip threshold	$4~V \leq V_{IS} \leq 5.5~V$					
		T _{sp} = 25 C; <mark>Figure 11</mark>		4	6.1	8	А
		Figure 10		3	6.1	9	А
Overtem	perature protection characteristic						
T _{j(th)}	threshold junction temperature	4 V \leq V _{IS} \leq 5.5 V; Figure 12		150	170	-	°C
	rain diode characteristic						
V _{SD}	source-drain (diode forward) voltage	I_S = 2 A; V_{IS} = 0 V; t_p = 300 μs		-	0.83	1.1	V

[1] The supply for the logic and overload protection is taken from the input.

[2] The input voltage below which the overload protection circuits will be reset.

[3] To reset the protection circuitry from the latched state, V_{IS} is reduced from 5 V to 1 V.

[4] Not directly measurable from device terminals.

[5] The TOPFET switches off to protect itself when one of the overload thresholds is exceeded. It remains latched off until reset by the input.

Quad channel logic level TOPFET



Quad channel logic level TOPFET





 V_{DS} = 5 V; V_{IS} = 5 V; t_p = 300 μs

Fig 12. Overtemperature protection characteristic; threshold junction temperature as a function of input-source voltage; typical values.





Fig 13. Input-source threshold voltage as a function of junction temperature.

Quad channel logic level TOPFET



Quad channel logic level TOPFET



7. Dynamic characteristics

Table 6:	Switching characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Switching	g					
t _{d(on)}	turn-on delay time	$R_L = 50 \ \Omega; \ I_D = 250 \ mA; \ V_IS = 5 \ V;$	-	0.5	0.9	μs
t _r	rise time	T _{sp} = 25 °C; Figure 20 and 21	-	0.7	1.5	μs
t _{d(off)}	turn-off delay time		-	3.2	6.5	μs
t _f	fall time		-	1.6	3.5	μs



8. Package outline



Fig 22.

9397 750 10955

9. Revision history

Table 7:Revision history	Table 7:	Revision	history
--------------------------	----------	----------	---------

Rev	Date	CPCN	Description
01	20030331	-	Product data (9397 750 10955)

10. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

11. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

12. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

13. Trademarks

TOPFET — is a trademark of Koninklijke Philips Electronics N.V. **TrenchMOS** — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

9397 750 10955

Contents

1	Product profile 1
1.1	Description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 2
2.1	Pin description 2
3	Block diagram 3
4	Limiting values 4
5	Thermal characteristics 5
6	Static characteristics 6
7	Dynamic characteristics
8	Package outline 12
9	Revision history 13
10	Data sheet status 14
11	Definitions 14
12	Disclaimers 14
13	Trademarks 14

© Koninklijke Philips Electronics N.V. 2003. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



Let's make things better.