# ADNS-5060 Optical Mouse Sensor

# **Data Sheet**





## Description

The ADNS-5060 is a mainstream, small form factor optical mouse sensor. It is used to implement a non mechanical tracking engine for computer mice.

It is based on optical navigation technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The sensor is housed in an 8-pin staggered dual inline package (DIP). It is designed for use with the HDNS-2100 round lens or HDNS-2100#001 trim lens, HLMP-ED80-xx000, and the HDNS-2200 LED Clip, providing an optical mouse solution that is compact and affordable. There are no moving parts, so precision optical alignment is not required, thereby facilitating high volume assembly.

The output format is a two wire serial port. The current X and Y information are available in registers accessed via the serial port.

The ADNS-5060 is capable of high-speed motion detection – up to 30 ips and 8g. In addition, it has an on-chip oscillator and built-in LED driver to minimize external components. Frame rate is also adjusted internally.

### **Features**

- Small form factor, pin-to-pin compatible with ADNS-26x0
- Register-to-register compatible with ADNS-26x0
- Built-in LED driver for simpler circuitry
- High speed motion detection up to 30ips and 8g
- Self-adjusting frame rate for optimum performance
- Internal oscillator no clock input needed
- Default 1050cpi resolution, adjustable from 150 to 1350cpi via 150cpi step
- Operating voltage: 5V nominal
- Two-wire serial interface

#### **Applications**

- Optical Mice
- Optical trackballs
- Integrated input devices

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## **Theory of Operation**

The ADNS-5060 is based on Optical Navigation Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The ADNS-5060 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a two wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the  $\Delta x$  and  $\Delta y$  relative displacement values.

An external microcontroller reads the  $\Delta x$  and  $\Delta y$  information from the sensor serial port. The microcontroller then translates the data into PS2 or USB signals before sending them to the host PC.

		•	
Pin	Name	Description	l/0 type
1	NC	No Connect	
2	NC	No Connect	
3	SDIO	Serial Port Data	I/O
4	SCLK	Serial Port Clock	I
5	LED_CNTL	Digital Shutter Signal Out	0
6	GND	System Ground	Ground
7	VDD5	5V DC Input	Power
8	REFA	Internal Reference	0

#### Pinout of ADNS-5060 Optical Mouse Sensor



Figure 1. Package outline drawing (top view)



Figure 2. Package outline drawing

## **Overview of Optical Mouse Sensor Assembly**

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.

The ADNS-5060 sensor is designed for mounting on a through-hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.

The HDNS-2100/2100#001 lens provides optics for the imaging of the surface as well as illumination of the

surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED.

The HDNS-2200 clip holds the LED in relation to the lens. The LED must be inserted into the clip and the LED's leads formed prior to loading on the PCB.

The HLMP-ED80 LED is recommended for illumination.



Figure 3. Recommended PCB mechanical cutouts and spacing



Figure 4. 2D Assembly drawing of ADNS-5060 (top and side view)



## **PCB** Assembly Considerations

- 1. Insert the sensor and all other electrical components into PCB.
- 2. Insert the LED into the assembly clip and bend the leads 90 degrees.
- 3. Insert the LED clip assembly into PCB.
- 4. Wave solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to-PCB distance as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 5. Place the lens onto the base plate.
- 6. Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire mouse assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
- 7. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.
- 8. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- Install mouse top case. There MUST be a feature in the top case to press down onto the PCB assembly to ensure all components are interlocked to correct vertical height.



Figure 6. Block diagram of ADNS-5060 optical mouse sensor

## **Design considerations for improved ESD Performance**

For improved electrostatic discharge performance, typical system creepage and clearance distance are shown in the table below.

Assumption: Base plate construction as per the Avago Technologies supplied IGES file and HDNS-2100/2100#001 lens.

Typical Distance	HDNS-2100 round lens	HDNS-2100#001 trim lens
Creepage (mm)	40.5	17.9
Clearance (mm)	32.6	9.2

Note that the lens material is polycarbonate and therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should **NOT** be used.



Figure 7a. Schematic Diagram for Interface between ADNS-5060 and Microcontroller (compatible with A26x0 sensors)



Figure 7b. Schematic Diagram for Interface between ADNS-5060 and Microcontroller (using internal LED driver)

## **Regulatory Requirements**

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- UL flammability level UL94 HB.
- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15kV when assembled into a mouse using HDNS-2100 round lens according to usage instructions above.

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Τs	-40	85	°C	
Operating Temperature	T <sub>A</sub>	-15	55	°C	
Lead Solder Temp			260	°C	For 10 seconds, 1.6mm below seating plane.
Supply Voltage	V <sub>DD</sub>	-0.5	5.5	V	
ESD			2	kV	All pins, human body model MIL 883 Method 3015
Input Voltage	V <sub>IN</sub>	-0.5	V <sub>DD</sub> +0.5	V	SDIO, SCLK, LED_CNTL
Input Voltage	V <sub>IN</sub>	-0.5	3.6	V	REFA

### **Absolute Maximum Ratings**

# **Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Operating Temperature	T <sub>A</sub>	0		40	°C	
Power supply voltage	V <sub>DD</sub>	4.10	5.0	5.5	V	
Power supply rise time	V <sub>RT</sub>			100	ms	
Supply noise	V <sub>N</sub>			100	mV	Peak to peak within 0-50 MHz bandwidth
Serial Port Clock Frequency	f <sub>SCLK</sub>			3	MHz	550% duty cycle.
Distance from lens reference plane to surface	Z	2.3	2.4	2.5	mm	Results in $\pm 0.1$ mm DOF, (See Figure 8)
Speed	S		30		in/sec	
Acceleration	А			8	g	
SDIO read hold time	t <sub>HOLD</sub>	100			ns	Hold time for valid data (Refer to Figure 20)
SDIO serial write-write time	t <sub>SWW</sub>	100			us	Time between two write commands. (Refer to Figure 22)
SDIO serial write-read time	t <sub>SWR</sub>	100			us	Time between write and read operation. (Refer to Figure 23)
SDIO serial read-write time	t <sub>SRW</sub>	250			ns	Time between read and write operation. (Refer to Figure 24)
SDIO serial read-read time	t <sub>SRR</sub>	250			ns	Time between two read commands. (Refer to Figure 24)
SPI Read Address-Data Delay	tsrad	4			us	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. (Refer to Figure 24)
Data delay after PD deactivated	tcompute	3.1			ms	After t <sub>COMPUTE</sub> , all registers contain data from first image after wakeup from Power-Down mode. Note that an additional 75 frames for AGC stabilization may be required if mouse movement occurred while Power Down. (refer to Figure 9)
SDIO write setup time	t <sub>setup</sub>	60			ns	Data valid time before the rising of SCLK. (refer to Figure 17)



Figure 8. Distance from Lens Reference Plane to Surface

# AC Electrical Specifications

Parameter	Symbol	Min.	Typical	Max.	Units	Notes
Power Down (PD)	t <sub>PD</sub>	1.33			us	32 clock cycle minimum after setting bit 6 in the Configuration register. (refer to Figure 11)
Power Up after Power- Down mode deactivated	t <sub>PUPD</sub>			50	ms	From Power-Down mode deactivation to accurate reports 610 us + 75 frames (refer to Figure 9)
Power Up from $V_{DD}$ $\uparrow$	t <sub>PU</sub>			40	ms	From V <sub>DD</sub> valid to accurate reports 610 us + 50 frames
Rise and Fall Times: SDIO	t <sub>r</sub>		30		ns	$C_L = 30 \text{ pF}$ (the rise time is between 10% to 90%)
	t <sub>f</sub>		16		ns	$C_L = 30 \text{ pF}$ (the fall time is between 10% to 90%)
Serial Port transaction timer	t <sub>SPTT</sub>		90		ms	Serial port will reset if current transaction is not complete within t <sub>SPTT</sub> . (refer to Figure 26)
Transient Supply Current	I <sub>DDT</sub>			70	mA	Max supply current during a V <sub>DD</sub> ramp from 0 to 5.0 V with > 500 us rise time. Does not include charging currents for bypass capacitors.

Electrical Characteristics over recommended operating conditions. Typical values at 25°C, V<sub>DD</sub>=5.0 V

# **DC Electrical Specifications**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Supply Current (mouse moving)	I <sub>DD AVG</sub>		17.5	20	mA	Average sensor only current, at max frame rate. No load on SDIO.
Supply Current (mouse not moving)	I <sub>DD</sub>		13		mA	
Power-down Mode Current	I <sub>DDPD</sub>		180	250	uA	
SCLK pin						
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input Capacitance	C <sub>IN</sub>			10	рF	
Input Resistance	R <sub>IN</sub>	1			MΩ	
SDIO pin						V <sub>DD</sub> =4V, Load = 50pF, 80ns rise & fall
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Output Low Voltage	V <sub>OL</sub>			0.5	V	
Output High Voltage	V <sub>OH</sub>	0.8*V <sub>DD</sub>			V	
Drive Low Current	ار	2.0			mA	
Drive High Current	I <sub>H</sub>	2.0			mA	
Input Capacitance	C <sub>IN</sub>			10	рF	
Input Resistance	R <sub>IN</sub>	1			MΩ	
LED_CNTL pin (Schematic A)						
Output Low Voltage	V <sub>OL</sub>			0.1	V	
Output High Voltage	V <sub>OH</sub>	0.8*V <sub>DD</sub>			V	
Drive Low Current	۱L	250			uA	With $1k\Omega$ connected to base of transistor
Drive High Current	I <sub>H</sub>	250			μΑ	
LED_CNTL pin (Schematic B)						
LED_CNTL Current during run mode (pin voltage range should be greater than 0.8V)	ILED_CNTL_run		45		mA	Average current at maximum frame rate
LED_CNTL Peak Current (pin voltage range should be greater than 0.8V)	I <sub>XY_PK</sub>		45	50	mA	Peak current at maximum frame rate
LED_CNTL Current during mouse not moving	ILED_CNTL_rest		25		mA	
LED_CNTL Current during power down	I <sub>LED_CNTL_pd</sub>		0.1		μΑ	

Electrical Characteristics over recommended operating conditions. Typical values at 25°C, V<sub>DD</sub>=5.0 V.

## **Power Down Deactivation Timing**

Note: All timing circuits shown, from Figure 9 onwards, are based on the 24MHz resonator frequency.



Figure 9. Power-up timing mode



Figure 10. Detail of wake-up timing after PD

## Power-down Mode (PD) and Timing

#### ADNS-5060 Power-down mode

ADNS-5060 can be placed in a power-down mode by setting bit 6 in the configuration register via a serial I/O port write operation. Note that while writing a "1" to bit 6 of the configuration register, all other bits must be written with their original value in order to keep the current configuration. After setting the configuration register, wait at least 32 system clock cycles. To get the chip out of the power-down mode, clear bit 6 in the configuration register via a serial I/O port write operation. (CAUTION! In power-down mode, the SPI timeout (t<sub>SPTT</sub>) will not

function. Therefore, no partial SPI command should be sent. Otherwise, the sensor may go into a hang-up state). While the sensor is in power-down mode, only the bit 6 data will be written to the configuration register. Writing the other configuration register values will not have any effect. For an accurate report after power-up, wait for a total period of 50ms before the microcontroller is able to issue any write/read operation to the ADNS-5060. The sensor register settings, prior to power-down mode, will remain during power-down mode.

# 



Figure 11: Power-down timing

The address of the configuration register is 1000000 (retail option). Assume that the original content of the configuration register is 0x00.



Figure 12: Power Down configuration register writing operation

Setting the power down bit simply sets the analog circuitry into a no current state.

Note: LED\_CNTL and SDIO will be tri-stated during power down mode.

# **Typical Performance Characteristics**

The following graphs (Figures 13-15) are the typical performance of the ADNS-5060 sensor, assembled as shown in the 2D assembly drawing with the HDNS-2100 Lens, the HDNS-2200 clip, and the HLMP-ED80-xx000 (See Figure 4).



Figure 13. Resolution (based on 1050cpi setting) vs. Z (mm)



Figure 14. Average error vs. distance (mm)



Figure 15. Relative wavelength responsivity

## **LED Mode**

For optimized tracking performance, the LED is in DC mode when motion is detected, and ADNS-5060 will pulse the LED when the mouse is in idle state.

### **Synchronous Serial Port**

The synchronous serial port is used to set and read parameters in the ADNS-5060, and to read out the motion information.

The port is a two wire, half duplex serial port. The host micro-controller always initiates communication; the ADNS-5060 never initiates data transfers.

The lines that comprise the SPI port:

- SCLK: Clock input. It is always generated by the master (the micro-controller).
- SDIO: Input and Output data.

## Write Operation

Write operations, where data is going from the microcontroller to the ADNS-5060, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The transfer is synchronized by **SCLK**. The microcontroller changes **SDIO** on falling edges of **SCLK**. The ADNS-5060 reads **SDIO** on rising edges of **SCLK**.



SDIO Driven by Microcontroller

Figure 16. Write operation



Figure 17. SDIO setup and hold times SCLK pulse width

## **Read Operation**

A read operation, means data that is going from the ADNS-5060 to the microcontroller, is always initiated by the microcontroller and consists of two bytes. The first byte that contains the address is written by the microcontroller and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-5060. The transfer is synchronized by **SCLK**. **SDIO** is changed on falling edges of **SCLK** and read on every rising edge of **SCLK**. The microcontroller must go to a high-Z state after the last address data bit. The ADNS-5060 will go to the high-Z state after the last data bit. Another thing to note during a read operation is that SCLK needs to be delayed after the last address data bit to ensure that the ADNS-5060 has at least 100 us to prepare the requested data. This is shown in the timing diagrams below (See Figures 18 to 20).



ADNS-5060 to Microcontroller SDIO hando-SDIO D0 R/W bit of next address Released by ADNS-5060 Driven by microcontroller

NOTE: The 250 ns high state of SCLK is the minimum data hold time of the ADNS-5060. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-5060 will hold the state of  $D_0$  on the SDIO line until the falling edge of SCLK. In both write and read operations, SCLK is driven by the microcontroller.

Figure 20. ADNS-5060 to microcontroller SDIO handoff

## Forcing the SDIO line to the Hi-Z state

There are times when the SDIO line from the ADNS-5060 should be in the Hi-Z state. For example, if the microprocessor has completed a write to the ADNS-5060, the SDIO line will go into a Hi-Z state because the SDIO pin was configured as an input. However, if the last operation from the microprocessor was a read, the ADNS-5060 will hold the D0 state on SDIO until a falling edge of SCLK.



Figure 21. SDIO Hi-Z state and timing

Another method to put the SDIO line into the Hi-Z state, while maintaining the ADNS-5060 at normal mode, is to write any data to an invalid address such as 0x00 to address 0x77. The SDIO line will go into the Hi-Z state after the write operations.

## Required Timing between Read and Write Commands (tsxx)

To place the SDIO pin into a Hi-Z state, activate the power-

down mode by writing to the configuration register. Then,

the power-down mode can stay activated, with the ADNS-

5060 in the shutdown state. Or the power down mode can be deactivated, returning the ADNS-5060 to normal

operation. In both conditions, the SDIO line will go into

the Hi-Z state.

There are minimum timing requirements between read and write commands on the serial port.





If the rising edge of the SCLK for the last data bit of the second write command occurs before the 100 us required

delay, then the first write command may not complete correctly.



Figure 23. Timing between write and read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the 100 us required delay, then the write command may not complete correctly.



Figure 24. Timing between read and either write or subsequent read commands

The falling edge of SCLK for the first address bit of either the read or write command must be at least 250 ns after the last SCLK rising edge of the last data bit of the previous read operation.

## **Error Detection and Recovery**

- 1. The ADNS-5060 and the microcontroller might get out of synchronization due to ESD events, power supply droops or microcontroller firmware flaws.
- 2. The ADNS-5060 has a transaction timer for the serial port. If the sixteenth SCLK rising edge is spaced more than approximately 90 milliseconds from the first SCLK edge of the current transaction, the serial port will reset.
- 3. Invalid addresses:
  - Writing to an invalid address will have no effect. Reading from an invalid address will return all zeros.
- 4. Collision detection on SDIO
  - The only time that the ADNS-5060 drives the SDIO line is during a READ operation. To avoid data collisions, the microcontroller should relinquish SDIO before the falling edge of SCLK after the last address bit. Then the ADNS-5060 begins to drive SDIO after the next rising edge of SCLK. Next, the ADNS-5060 relinquishes SDIO within 160 ns of the falling SCLK edge after the last data bit. The microcontroller can begin driving SDIO any time after that. In order to maintain low power consumption in normal operation or when the PD pin is set high, the microcontroller should not leave SDIO floating until the next transmission (although that will not cause any communication difficulties).

- 5. In case of synchronization failure, both the ADNS-5060 and the microcontroller may drive SDIO. The ADNS-5060 can withstand 30 mA of short circuit current and will withstand infinite duration short circuit conditions.
- 6. The microcontroller can verify a successful write operation by issuing a read command to the same address and comparing the written data to the read data.
- 7. The microcontroller can verify the synchronization of the serial port by periodically reading the product ID from status register (Address: 0x41).

### Notes on Power-up and the Serial Port

The sequence in which  $V_{DD}$ , SCLK and SDIO are set during power-up can affect the operation of the serial port. The diagram below shows what can happen shortly after

power-up when the microprocessor tries to read data from the serial port.



Figure 25. Power-up serial port sequence

This diagram shows the  $V_{DD}$  rising to valid levels, at some point the microcontroller starts it's program, sets the SCLK and SDIO lines to be outputs, and sets them high. Then, the microcontroller waits to ensure the ADNS-5060 has powered up and is ready to communicate. The microprocessor then tries to read from location 0x41, Status register, and is expecting a value of 0x0b010XXXXX. If it receives this value, then it knows the communication to the ADNS-5060 is operational.

The problem occurs if the ADNS-5060 powers up before the microprocessor sets the SCLK and SDIO lines to be outputs and high. The ADNS-5060 sees the raising of the SCLK as a valid rising edge, and clocks in the state of the SDIO as the first bit of the address (sets either a read or a write, depending upon the state).

In the case of a SDIO low, a read operation will start. When the microprocessor actually begins to send the address, the ADNS-5060 already has the first bit of an address. When the seventh bit is sent by the microprocessor, the ADNS-5060 has a valid address, and drives the SDIO line high within 250 ns (see detail "A" in Figure 18 and Figure 19). This results in a bus fight for SDIO. Since the address is wrong, the data sent back would be incorrect.

In the case of a SDIO high, a write operation will start. The address and data will be out of synchronization, causing the wrong data written to the wrong address.

## Solution

One way to solve the problem is by waiting for the serial port timer to time out.

## 1. Serial Port Timer Timeout



Figure 26. Power up serial port timer sequence

If the microprocessor waits at least  $t_{SPTT}$  from  $V_{DD}$  valid, it will ensure that the ADNS-5060 has powered up and the timer has timed out. This assumes that the microprocessor and the ADNS-5060 share the same power supply. If not, then the microprocessor must wait for  $t_{SPTT}$  from ADNS-5060 V<sub>DD</sub> valid. Then when the SCLK toggles for the address, the ADNS-5060 will be in-sync with the microprocessor.

## **Resync Note**

If the microprocessor and the ADNS-5060 get out of sync, then the data either written or read from the registers will be incorrect. An easy way to solve this is to use watchdog timer timeout sequence to resync the parts after an incorrect read.

## **Power-up**

ADNS-5060 has an on-chip internal power-up reset (POR) circuit, which will reset the chip when VDD reaches the valid value for the chip to function.

## Soft Reset

ADNS-5060 may also be given the reset command at any time via the serial I/O port. The timing and transactions are the same as those just specified for the power-up mode in the previous section.

The proper way to perform soft reset on ADNS-5060 is:

- The microcontroller starts the transaction by sending a write operation containing the address of the configuration register and the data value of 0x80. Since the reset bit is set, ADNS-5060 will reset and any other bits written into the configuration register at this time is properly written into the Configuration Register. After the chip has been reset, very quickly, ADNS-5060 will clear the reset bit so there is no need for the microcontroller to re-write the Configuration Register to reset it.
- 2. The digital section is now ready to go. It takes 3 frames for the analog section to settle.



Figure 27. ADNS-5060 soft reset sequence timing

Soft reset will occur when writing 0x80 to the configuration register.



Figure 28. Soft reset configuration register writing operation

# Registers

The ADNS-5060 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Read/Write	Default Value
0x00	Configuration1	R/W	0x00
0x01	Status1	R	0x01
0x02	Delta_Y1	R	0x00
0x03	Delta_X1	R	0x00
0x04	SQUAL1	R	0x00
0x05	Maximum_Pixel1	R	0x00
0x06	Minimum_Pixel1	R	0x3f
0x07	Pixel_Sum1	R	0x00
0x08	Pixel_Data1	R	0x00
0x09	Shutter_Upper1	R	0x01
0x0a	Shutter_Lower1	R	0x00
0x0b	Pixel_Grab	R/W	0x00
0x14	Product_ID2a	R	0x10
0x15	Product_ID2b	R	0x1N
0x16	Motion2	R	0x00
0x17	Delta_X2	R	0x00
0x18	Delta_Y2	R	0x00
0x19	SQUAL2	R	0x00
0x1a	Operation_Mode2	R/W	0x04
0x1b	Configuration2	R/W	0x00
0x33	Mouse_Control	R/W	0x07
0x40	Configuration3	R/W	0x00
0x41	Status3	R	0x41
0x42	Delta_Y3	R	0x00
0x43	Delta_X3	R	0x00
0x44	SQUAL3	R	0x00
0x45	Maximum_Pixel3	R	0x00
0x46	Minimum_Pixel3	R	0x3f
0x47	Pixel_Sum3	R	0x00
0x48	Pixel_Data3	R	0x00
0x49	Shutter_Upper3	R	0x01
0x4a	Shutter_Lower3	R	0x00

Configuration1 Access: Read/Write			Address: 0x00 Reset Value: 0x00					
Bit	7	6	5	4	3	2	1	0
Field	Reset	PD			Reserve	d [1:5]		FWake

USAGE: The Configuration register allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Field Name	Description
Reset	Reset <b>0 = Normal operation</b> 1 = Reset the part
PD	Power down <b>0 = Normal operation</b> 1 = power down all analog circuitry
FWake	Forced Awake Mode <b>0 = Normal, fall asleep after one second of no movement</b> 1 = Always awake

<b>Status1</b> Access: Read			Address: 0x01 Reset Value: 0x01					
Bit	7	6	5	4	3	2	1	0
Field	ID <sub>2</sub>	ID <sub>1</sub>	ID <sub>0</sub>			Reserved		Awake

## Data Type: Bit field

USAGE: Status information and type of mouse sensor, current state of the mouse.

Field Name	Description	
ID <sub>2</sub> -ID <sub>0</sub>	Product ID (0b000)	
Awake	Mouse State <b>0 = Asleep</b> 1 = Awake	

<b>Delta_Y1</b> Access: Read				Address: 0x02 Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0			
Field	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>			

USAGE: Y movement is counted since last report. Absolute value is determined by resolution. Reading clears the register.



NOTES: Register 0x02 MUST be read prior to Register 0x03.

<b>Delta_X1</b> Access: Re	ad		Address Reset Va	: 0x03 Ilue: 0x00				
Bit	7	6	5	4	3	2	1	0
Field	X <sub>7</sub>	X <sub>6</sub>	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>

Data Type: Eight bit 2's complement number.

USAGE: X movement is counted since last report. Absolute value is determined by resolution. Reading clears the register.



NOTES: Register 0x02 MUST be read prior to Register 0x03.

<b>SQUAL1</b> Access: Rea	ad		Address: Reset Val					
Bit	7	6	5	4	3	2	1	0
Field	SQ7	SQ <sub>6</sub>	SQ <sub>5</sub>	SQ4	SQ <sub>3</sub>	SQ <sub>2</sub>	SQ <sub>1</sub>	SQ <sub>0</sub>

Data Type: Upper 8 bits of a 9-bit integer.

USAGE: SQUAL (Surface QUALity) is a measure of the number of features visible by the sensor in the current frame.

The maximum value is 128. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL are expected, when looking at a surface. The graph below shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero when there is no surface below the sensor.



Distance from Lens Reference Plane to Tracking Surface, Z (mm)

Figure 29. Typical mean SQUAL vs. z (white paper)

Maximum_I Access: Re			Address: Reset Val						
Bit	7	6	5	4	3	2	1	0	
Field	0	MP <sub>6</sub>	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	MP <sub>0</sub>	

Data Type: Six bit number.

USAGE: Maximum Pixel value in current frame. Minimum value = 0, maximum value = 127. The maximum pixel value may vary from frame to frame. Shown below is a graph of 250 sequentially acquired maximum pixel values, while the sensor was moved slowly over white paper.



Figure 30. Maximum Pixel on White Paper

Minimum_F Access: Re			Address: Reset Val					
Bit	7	6	5	4	3	2	1	0
Field	0	MP <sub>6</sub>	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	MP <sub>0</sub>

Data Type: Six bit number.

USAGE: Minimum Pixel value in current frame. Minimum value = 0, maximum value = 127. The minimum pixel value may vary from frame to frame.



Figure 31. Minimum Pixel on White Paper

<b>Pixel_Sum1</b> Access: Re			Address: Reset Va	0x07 lue: 0x00				
Bit	7	6	5	4	3	2	1	0
Field	PS <sub>7</sub>	PS <sub>6</sub>	PS <sub>5</sub>	PS <sub>4</sub>	PS <sub>3</sub>	PS <sub>2</sub>	PS <sub>1</sub>	PS <sub>0</sub>

Data Type: Upper 8 bits of a 15-bit unsigned integer.

USAGE: This register is used to find the average pixel value. It reports the upper 8 bits of a 15-bit unsigned integer, which sums all 361 pixels in the current frame. It may be described as the full sum divided by 128. The formula to calculate the average pixel value is as below:

Average Pixel = Register Value x 128/361

= Pixel\_Sum x 0.355

The maximum register value is 178 (63 x 361 / 128 truncated to an integer). The minimum is 0. The pixel sum value may vary from frame to frame.

<b>Pixel Data1</b> Access: Re	ead/Write			Address: 0x08 Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0			
Field	SOF	Data_Valid	PD <sub>5</sub>	PD <sub>4</sub>	PD <sub>3</sub>	PD <sub>2</sub>	PD <sub>1</sub>	PD <sub>0</sub>			

Data Type: Two status bits, six bit pixel data.

USAGE: Digital Pixel data. Minimum value = 0, maximum value = 63. Any writes to this register resets the pixel hardware so that the next read from the Pixel Data register will read pixel #1 and the StartOfFrame bit will be set. Subsequent reads will auto increment the pixel number.

To dump a complete image, set the LED to forced awake mode, write anything to this register, then read 361 times where the DataValid bit is set. On the 362th read, the StartOfFrame bit will be set indicating that we have completed one frame of pixels and are starting back at pixel 1.

It takes at least 361 frames to complete an image as we can only read 1 pixel per frame.

The pixel hardware is armed with any read or write to the Pixel Data register and will output pixel data from the next available frame. So, if you were to write the Pixel Data register, wait 5 seconds then read the Pixel Data register; the reported pixel data was from 5 seconds ago.

Field Name	Description
SOF	Start of Frame <b>0 = Not start of frame</b> 1 = Current pixel is number 1, start of frame
Data_Valid	There is valid data in the frame grabber
PD <sub>5</sub> -PD <sub>0</sub>	Six bit pixel data

Pixel Map (sensor is facing down, looking through the sensor and lens at the surface)



POSITIVE X

Last Pixel

18	37	56	75	94	113	132	151	170	189	208	227	246	265	284	303	322	341	360
17	36	55	74	93	112	131	150	169	188	207	226	245	264	283	302	321	340	359
16	35	54	73	92	111	130	149	168	187	206	225	244	263	282	301	320	339	358
15	34	53	72	91	110	129	148	167	186	205	224	243	262	281	300	319	338	357
14	33	52	71	90	109	128	147	166	185	204	223	242	261	280	299	318	337	356
13	32	51	70	89	108	127	146	165	184	203	222	241	260	279	298	317	336	355
12	31	50	69	88	107	126	145	164	183	202	221	240	259	278	297	316	335	354
11	30	49	68	87	106	125	144	163	182	201	220	239	258	277	296	315	334	353
10	29	48	67	86	105	124	143	162	181	200	219	238	257	276	295	314	333	352
9	28	47	66	85	104	123	142	161	180	199	218	237	256	275	294	313	332	351
8	27	46	65	84	103	122	141	160	179	198	217	236	255	274	293	312	331	350
7	26	45	64	83	102	121	140	159	178	197	216	235	254	273	292	311	330	349
6	25	44	63	82	101	120	139	158	177	196	215	234	253	272	291	310	329	348
5	24	43	62	81	100	119	138	157	176	195	214	233	252	271	290	309	328	347
4	23	42	61	80	99	118	137	156	175	194	213	232	251	270	289	308	327	346
3	22	41	60	79	98	117	136	155	174	193	212	231	250	269	288	307	326	345
2	21	40	59	78	97	116	135	154	173	192	211	230	249	268	287	306	325	344
1	20	39	58	77	96	115	134	153	172	191	210	229	248	267	286	305	324	343
0	19	38	57	76	95	114	133	152	171	190	209	228	247	266	285	304	323	342

First Pixel

Figure 32. Pixel Map

Shutter_Upper1 Access: Read				Address: 0x09 Reset Value: 0x01								
Bit	7	6	5	4	3	2	1	0				
Field	S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	S <sub>9</sub>	S <sub>8</sub>				
Shutter_Lower1		Address: 0x0A										
Access: Re	ad		Reset Va	lue: 0x00								
Bit	7	6	5	4	3	2	1	0				

Data Type: Sixteen bit word.

 $S_7$ 

 $S_6$ 

 $S_5$ 

Field

USAGE: Units are clock cycles; default value is 0x0100. Read Shutter\_Upper first, then Shutter\_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value can be adjusted to a new value on every frame. When the shutter adjusts, it changes by  $\pm$  1/16 of the current value. Shown below is a graph of 250 sequentially acquired shutter values, while the sensor was moved slowly over white paper.

 $S_3$ 

 $S_2$ 

 $S_1$ 

 $S_0$ 

S4



Figure 33. Typical mean shutter vs. z (white paper)

<b>Pixel_Grab</b> Access: Re	Pixel_Grab Access: Read/Write		Address: Reset Val						
Bit	7	6	5	4	3	2	1	0	
Field	Valid	PD <sub>6</sub>	PD <sub>5</sub>	PD <sub>4</sub>	PD <sub>3</sub>	PD <sub>2</sub>	PD <sub>1</sub>	PD <sub>0</sub>	

Data Type: Eight-bit word.

USAGE: The pixel grabber captures 1 pixel per frame. If there is a valid pixel in the grabber when this register is read, the MSB will be set, an internal counter will incremented to capture the next pixel and the grabber will be armed to capture the next pixel. It will take 361 reads to upload the complete image. Any write to this register will reset and arm the grabber to grab pixel 0 on the next image.

<b>Product_ID2a</b> Access: Rea			Address: Reset Val					
Bit	7	6	5	4	3	2	1	0
Field	PID <sub>7</sub>	PID <sub>6</sub>	PID <sub>5</sub>	PID <sub>4</sub>	PID <sub>3</sub>	PID <sub>2</sub>	PID <sub>1</sub>	PID <sub>0</sub>

Data Type: 8-Bit unsigned integer.

USAGE: The value in this register does not change; it can be used to verify if the serial communications link is functional.

Product_ID2 Access: Re			Address: Reset Val						
Bit	7	6	5	4	3	2	1	0	
Field	PID <sub>3</sub>	PID <sub>2</sub>	PID <sub>1</sub>	PID <sub>0</sub>	Reserved				

Data Type: 8-Bit unsigned integer.

USAGE: The value in this register does not change; upper nibble can be used to verify if the serial communications link is functional.

			Address Reset Va	: 0x16 Ilue: 0x00					
Bit	7	6	5	4	3	2	1	0	
Field	MOT	Reser	ved	OVFY	OVFX	Resei	rved	RES	

USAGE: Register 0x16 allows the user to determine if motion has occurred since the last time it was read. If the MOT bit is set, then the user should read registers 0x17 and 0x18 to get the accumulated motion. Read this register before reading the Delta\_X and Delta\_Y registers. It also tells if the motion buffers have overflowed and the current resolution is also shown.

Field Name	Description
МОТ	Motion since last report <b>0 = No motion</b> 1 = Motion occurred, data ready for reading in Delta_X and Delta_Y registers
OVFY	Motion overflow Y, $\Delta$ Y buffer has overflowed since last report <b>0 = No overflow</b> 1 = Overflow has occurred
OVFX	Motion overflow X, $\Delta X$ buffer has overflowed since last report 0 = No overflow 1 = Overflow has occurred
RES	Resolution in counts per inch <b>0 = 1050</b> 1 = 600

<b>Delta_X2</b> Access: Read			Address: 0x17 Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0		
Field	X <sub>7</sub>	X <sub>6</sub>	X5	X4	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>		

Data Type: Eight-bit word.

USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.



NOTES: Register 0x17 MUST be read prior to Register 0x18.

<b>Delta_Y2</b> Access: Read				Address: 0x18 Reset Value: 0x00						
Bit	7	6	5	4	3	2	1	0		
Field	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>		

Data Type: Eight bit 2's complement number.

USAGE: Y movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.



NOTES: Register 0x17 MUST be read prior to Register 0x18.

<b>SQUAL2</b> Access: Read			Address: 0x19 Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0		
Field	SQ <sub>7</sub>	SQ <sub>6</sub>	SQ <sub>5</sub>	SQ <sub>4</sub>	SQ <sub>3</sub>	SQ <sub>2</sub>	SQ <sub>1</sub>	SQ <sub>0</sub>		

Data Type: Upper 8 bits of a 9-bit integer.

USAGE: SQUAL (Surface QUALity) is a measure of the number of features visible by the sensor in the current frame.

The maximum value is 128. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL are expected, when looking at a surface. Figure 29 shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero when there is no surface below the sensor.

<b>Operation_Mode2</b> Access: Read/Write			Address: 0x1a Reset Value: 0x04					
Bit	7	6	5	4	3	2	1	0
Field	Reset	PD		Reserved		Sleep	FSleep	FWake

USAGE: The Operation\_Mode2 register allows the user to change the operation of the sensor. Shown below are the bits, their default values, and optional values.

Operation\_Mode2[2:0] "0xx"=Disable sleep mode "110"=Force enter sleep

"101"=Force wakeup from sleep mode

Notes:

1. After 1 sec not moving during normal mode, chip will enter sleep mode. The chip remains in sleep mode until motion is detected or wakeup is asserted.

2. Only either one of these two bits FSleep and FWake can be set to 1 at the same time, others have to be set to 0. After a period of time, the bits which were set to 1, will be reset to 0 by internal signal.

Field Name	Description	
Reset	Full Chip Reset <b>0 = Normal operation</b> 1 = Reset the chip	
PD	Power down <b>0 = Normal operation</b> 1 = Power down all analog circuitry	
Sleep	Sleep Mode Enable <b>0 = Disable</b> 1 = Enable	
FSleep	Force Enter Sleep Mode Manually <b>0 = Normal, fall asleep after one second of no movement</b> 1 = Enter sleep mode and this bit will be reset to "0"	
FWake	Manual Wake Up From Sleep Mode Manually <b>0 = Normal, fall asleep after one second of no movement</b> 1 = Enter wake up mode and this bit will be reset to "0"	

Configuration2 Access: Read/Write			Address Reset Va	s: 0x1b alue: 0x00					
Bit	7	6	5	4	3	2	1	0	
Field	RES				Reserved				

USAGE: The Configuration2 register allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Description
Resolution in count per inch <b>0 = 1050</b>
1 = 600

Mouse_Control Access: Read/Write			Address: 0x33 Reset Value: 0x07							
Bit	7	6	5	4	3	2	1	0		
Field	Reserved	Reserved	Reserved	RES_EN	RES <sub>3</sub>	RES <sub>2</sub>	RES <sub>1</sub>	RES <sub>0</sub>		

Data Type: Eight bit number.

USAGE: Resolution information can be accessed or to be edited by this register.

Field Name	Description
RES_EN	= 0 Disable RES[3:0] setting. = 1 Enable RES[3:0] setting.
RES[3:0]	= 0b0001: 150 CPI = 0b0010: 300 CPI = 0b0011: 450 CPI = 0b0100: 600 CPI = 0b0101: 750 CPI = 0b0110: 900 CPI = 0b1011: 1050 CPI = 0b1000: 1200 CPI = 0b1001: 1350 CPI

Note: Bit 4 MUST be set to '1' before the resolution set in this register takes effect.

Configuration3 Access: Read/Write				Address: 0x40 Reset Value: 0x00					
Bit	7	6	5	4	3	2	1	0	
Field	Reset	PD			Reserved			FWake	

USAGE: The Configuration register allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Field Name	Description
Reset	Reset <b>0 = Normal operation</b> 1 = Reset the part
PD	Power down <b>0 = Normal operation</b> 1 = Power down all analog circuitry
Fwake	Forced Awake Mode <b>0 = Normal, fall asleep after one second of no movement</b> 1 = Always awake

<b>Status3</b> Access: Read				Address: 0x41 Reset Value: 0x41							
Bit	7	6	5	4	3	2	1	0			
Field	ID <sub>2</sub>	ID <sub>1</sub>	ID <sub>0</sub>		Rese	rved		AWake			

Data Type: Bit field.

USAGE: Status information and mouse sensor type, current state of the mouse.

Field Name	Description
$ID_2 - ID_0$	Product ID (0b010)
Awake	Mouse State <b>0 = Asleep</b> 1 = Awake

<b>Delta_Y3</b> Access: Rea	ad				dress: 0x set Value							
Bit	7		6	5		4		3	2		1	0
Field	Y <sub>7</sub>		Y <sub>6</sub>	Y <sub>5</sub>		Y <sub>4</sub>		Y <sub>3</sub>	Y <sub>2</sub>		Y <sub>1</sub>	Y <sub>0</sub>
Data Type:	Eight bit	2's coi	mplemer	nt numbe	er.							
USAGE: Y r	novemer	nt is co	unts sinc	e last rep	ort. Abs	olute va	alue is d	etermin	ed by res	olutior	n. Reading	clears the regis
Motion	-128	-127		-2	-1	0	+1	+2		+126	+127	
			((									
	I	I	))	I	I		I	I	))	I	I	
Delta_Y	80	81		FE	FF	00	01	02		7E	7F	
Access: Rea	ad 7		6	Re:	set Value	e: 0x00		3	2		1	0
Field	X7		X <sub>6</sub>	X <sub>5</sub>		X4		X <sub>3</sub>	X <sub>2</sub>		X <sub>1</sub>	X <sub>0</sub>
Data Type:	Eight bit	2's coi	nplemer	nt numbe	er.							
	-					olute va	alue is d	etermin	ed by res	olution	n. Reading	clears the regis
Motion	-128	-127		-2	-1	0	+1	+2		+126	+127	
	Т	Т	((	1	Т		Т	1	((	I	I	
		I	T	I	I				$\supset \Gamma$			
Delta_X	80	81		FE	FF	00	01	02		7E	7F	
NOTES: Regis	ter 0x42 Ml	JST be r	ead prior to	o Register 0	x43.							
					-l							
SQUAL3					dress: 0							

Access: Reac	l		Reset Val	Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0			
Field	SQ7	SQ <sub>6</sub>	SQ <sub>5</sub>	SQ4	SQ <sub>3</sub>	SQ <sub>2</sub>	SQ1	SQ <sub>0</sub>			

Data Type: Upper 8 bits of a 9-bit integer.

USAGE: SQUAL (Surface QUALity) is a measure of the number of features visible by the sensor in the current frame.

The maximum value is 128. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL are expected, when looking at a surface. Figure 29 shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero when there is no surface below the sensor.

Maximum_I Access: Re			Address: Reset Val						
Bit	7	6	5	4	3	2	1	0	
Field	0	MP <sub>6</sub>	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	MP <sub>0</sub>	

Data Type: Six bit number.

USAGE: Maximum Pixel value in current frame. Minimum value = 0, maximum value = 127. The maximum pixel value may vary from frame to frame. Shown in Figure 30 is a graph of 250 sequentially acquired maximum pixel values, while the sensor was moved slowly over white paper.

Minimum_P Access: Re			Address: Reset Val						
Bit	7	6	5	4	3	2	1	0	
Field	0	MP <sub>6</sub>	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	MP <sub>0</sub>	

Data Type: Six bit number.

USAGE: Minimum Pixel value in current frame. Minimum value = 0, maximum value = 127. The minimum pixel value may vary from frame to frame. See Figure 31.

<b>Pixel_Sum3</b> Access: Read				Address: 0x47 Reset Value: 0x00								
Bit	7	6	5	4	3	2	1	0				
Field	PS <sub>7</sub>	PS <sub>6</sub>	PS <sub>5</sub>	PS <sub>4</sub>	PS <sub>3</sub>	PS <sub>2</sub>	PS <sub>1</sub>	PS <sub>0</sub>				

Data Type: Upper 8 bits of a 15-bit unsigned integer.

USAGE: This register is used to find the average pixel value. It reports the upper 8 bits of a 15-bit unsigned integer, which sums all 361 pixels in the current frame. It may be described as the full sum divided by 128. The formula to calculate the average pixel value is as below:

Average Pixel = Register Value x 128/361

= Pixel\_Sum x 0.355

The maximum register value is 178 (63 x 361 / 128 truncated to an integer). The minimum is 0. The pixel sum value may vary from frame to frame.

<b>Pixel Data3</b> Access: Read/Write			Address: 0x48 Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0		
Field	SOF	Data_Valid	PD <sub>5</sub>	PD <sub>4</sub>	PD <sub>3</sub>	PD <sub>2</sub>	PD <sub>1</sub>	PD <sub>0</sub>		

Data Type: Two status bits, six bit pixel data.

USAGE: Digital Pixel data. Minimum value = 0, maximum value = 63. Any writes to this register resets the pixel hardware so that the next read from the Pixel Data register will read pixel #1 and the StartOfFrame bit will be set. Subsequent reads will auto increment the pixel number.

To dump a complete image, set the LED to forced awake mode, write anything to this register, then read 361 times where the DataValid bit is set. On the 362th read, the StartOfFrame bit will be set indicating that we have completed one frame of pixels and are starting back at pixel 1.

It takes at least 361 frames to complete an image as we can only read 1 pixel per frame.

The pixel hardware is armed with any read or write to the Pixel Data register and will output pixel data from the next available frame. So, if you were to write the Pixel Data register, wait 5 seconds then read the Pixel Data register; the reported pixel data is from 5 seconds ago.

Field Name	Description
SOF	Start of Frame <b>0 = Not start of frame</b> 1 = Current pixel is number 1, start of frame
Data_Valid	There is valid data in the frame grabber
PD <sub>5</sub> -PD <sub>0</sub>	Six bit pixel data

Shutter_Upper3 Access: Read			Address: 0x49 Reset Value: 0x01							
Bit	7	6	5	4	3	2	1	0		
Field	S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	S <sub>9</sub>	S <sub>8</sub>		

Shutter_Lov Access: Re			Address Reset Va	: 0x4A lue: 0x00				
Bit	7	6	5	4	3	2	1	0
Field	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>

Data Type: Sixteen bit word.

USAGE: Units are clock cycles; default value is 0x0100HEX. Read Shutter\_Upper first, then Shutter\_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value can be adjusted to a new value on every frame. When the shutter adjusts, it changes by  $\pm$  1/16 of the current value. Shown in Figure 32 is a graph of 250 sequentially acquired shutter values, while the sensor was moved slowly over white paper.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. AV02-1472N - May 14, 2009

