

DDR SDRAM Unbuffered DIMM

MT8VDDT3232U – 128MB MT8VDDT6432U – 256MB MT8VDDT12832U – 512MB

For DDR SDRAM component specifications, please refer to the Micron[®] Web site: www.micron.com/

Features

- 100-pin, dual in-line memory module (DIMM)
- Fast data transfer rate: PC2100 and PC2700
- Utilizes 266 MT/s or 333 MT/s DDR SDRAM components
- 128MB (16 Meg x 32), 256MB (32 Meg x 32), 512MB (64 Meg x 32)
- VDD = +2.5V
- 2.5V I/O (SSTL_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data—*i.e.*, source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Serial Presence Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Auto Refresh and Self Refresh Modes
- 15.625µs (128MB), 7.8125µs (256MB, 512MB) maximum average periodic refresh interval
- Gold edge contacts
- Dual rank

Figure 1: 100-Pin DIMM (MO-161)



Options

Marking

Package	
100-pin DIMM (standard)	G
100-pin DIMM (lead-free) ¹	Y
Operating Temperature Range	
Commercial (ambient)	None
Industrial (ambient)	Ι
• Frequency/CAS Latency ²	
6ns/167 MHz (333MT/s) CL = 2.5	-6
7.5ns/133 MHz (266 MT/s) CL = 2	$-75Z^{1}$
7.5ns/133 MHz (266 MT/s) CL = 2.5	-75

Notes: 1. Contact Micron for product availability.

2. CL = CAS (READ) latency.

Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2004, 2005 Micron Technology, Inc. All rights reserved.

1



Table 1: Address Table

	MT8VDDT3232U	MT8VDDT6432U	MT8VDDT12832U
Refresh Count	4K	8K	8K
Row Addressing	4K (A0–A11)	8K (A0–A12)	8K (A0–A12)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	128Mb (16 Meg x 8)	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)
Column Addressing	1K (A0–A9)	1K (A0–A9)	1K (A0–A9, A11)
Module Rank Addressing	2 (\$0#, \$1#)	2 (\$0#, \$1#)	2 (\$0#, \$1#)

Table 2: Part Numbers and Timing Parameters

Part Number	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Bit Rate	Latency (CL - ^t RCD - ^t RP)
MT8VDDT3232UG-6	128MB	16 Meg x 32	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT8VDDT3232UY-6	128MB	16 Meg x 32	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT8VDDT3232UG-75Z	128MB	16 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT8VDDT3232UY-75Z	128MB	16 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT8VDDT3232UG-75	128MB	16 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT8VDDT3232UY-75	128MB	16 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT8VDDT6432UG-6	256MB	32 Meg x 32	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT8VDDT6432UY-6	256MB	32 Meg x 32	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT8VDDT6432UG-75Z	256MB	32 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT8VDDT6432UY-75Z	256MB	32 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT8VDDT6432UG-75	256MB	32 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT8VDDT6432UY-75	256MB	32 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT8VDDT12832UG-6	512MB	64 Meg x 32	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT8VDDT12832UY-6	512MB	64 Meg x 32	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT8VDDT12832UG-75Z	512MB	64 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT8VDDT12832UY-75Z	512MB	64 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT8VDDT12832UG-75	512MB	64 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT8VDDT12832UY-75	512MB	64 Meg x 32	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT8VDDT3232UG-75<u>B1</u>.



Table of Contents

Features
Table of Contents
List of Figures
List of Tables
Pin Assignments and Descriptions
Functional Block
General Description
Serial Presence-Detect Operation
Mode Register Definition
Burst Length
Burst Type
Read Latency
Operating Mode
Extended Mode Register
DLL Enable/Disable
Commands
Parameter Tables17
Absolute Maximum Ratings17
Notes
Initialization
Serial Presence Detect
SPD Clock and Data Conventions
SPD Start Condition
SPD Stop Condition
SPD Acknowledge
Module Dimensions
Data Sheet Designation



List of Figures

Figure 1:	100-Pin DIMM (MO-161)	1
Figure 2:	Module Layout	
Figure 3:	Functional Block Diagram	9
Figure 4:	Mode Register Definition Diagram	12
Figure 5:	CAS Latency Diagram	14
Figure 6:	Extended Mode Register Definition Diagram	
Figure 7:	Derating Data Valid Window ^t QH - ^t (DQSQ)	
Figure 8:	Pull-Down Characteristics	
Figure 9:	Pull-Up Characteristics	
Figure 10:	Initialization Flow Diagram	
Figure 11:	Data Validity	
Figure 12:	Definition of Start and Stop	31
Figure 13:	Acknowledge Response From Receiver	31
Figure 14:	SPD EEPROM Timing Diagram	
Figure 15:	100-Pin DIMM Dimensions	



List of Tables

Table 1:	Address Table	2
Table 2:	Part Numbers and Timing Parameters	2
Table 3:	Pin Assignment	
Table 4:	Pin Descriptions	7
Table 5:	Burst Definition Table	13
Table 6:	CAS Latency (CL) Table	13
Table 7:	Commands Truth Table	16
Table 8:	DM Operation Truth Table	16
Table 9:	DC Electrical Characteristics and Operating Conditions	17
Table 10:	AC Input Operating Conditions	17
Table 11:	IDD Specifications and Conditions – 128MB	18
Table 12:	IDD Specifications and Conditions – 256MB	19
Table 13:	IDD Specifications and Conditions – 512MB	20
Table 14:	Capacitance (All Modules)	21
Table 15:	Component Electrical Characteristics and Recommended AC Operating Conditions	
Table 16:	EEPROM Device Select Code	32
Table 17:	EEPROM Operating Modes	32
Table 18:	Serial Presence-Detect EEPROM DC Operating Conditions	33
Table 19:	Serial Presence-Detect EEPROM AC Operating Conditions	33
Table 20:	Serial Presence-Detect Matrix	34



Pin Assignments and Descriptions

Table 3: Pin Assignment

	100-Pin DIMM Front									1	00-Pin D	IMM	Back		
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	DQ0	14	Vdd	26	A5	39	DQ18	51	DQ4	64	Vdd	76	A2	89	DQ22
2	Vss	15	DQ11	27	A3	40	DQ19	52	Vss	65	DQ15	77	A0	90	DQ23
3	DQ1	16	Vss	28	A1	41	Vdd	53	DQ5	66	Vss	78	BA1	91	Vdd
4	DQS0	17	CK0	29	A10	42	DQ24	54	DM0	67	CK1	79	RAS#	92	DQ28
5	Vdd	18	CK0#	30	Vdd	43	DQ25	55	Vdd	68	CK1#	80	Vdd	93	DQ29
6	DQ2	19	Vdd	31	BA0	44	Vss	56	DQ6	69	Vdd	81	CAS#	94	Vss
7	DQ3	20	CKE1	32	WE#	45	DQS3	57	DQ7	70	CKE0	82	S1#	95	DM3
8	Vdd	21	NC/A12	33	S0#	46	DQ26	58	Vdd	71	A11	83	DNU	96	DQ30
9	DQ8	22	NC	34	DQ16	47	Vss	59	DQ12	72	A8	84	DQ20	97	Vss
10	DQ9	23	A9	35	Vss	48	DQ27	60	DQ13	73	A6	85	Vss	98	DQ31
11	Vss	24	A7	36	DQ17	49	SA0	61	Vss	74	A4	86	DQ21	99	SDA
12	DQS1	25	Vss	37	DQS2	50	VREF	62	DM1	75	Vss	87	DM2	100	SCL
13	DQ10]		38	Vdd			63	DQ14			88	Vdd		

Note: Pin 21 is No Connect for the 128MB module, or A12 for the 256MB or 512MB modules.

Figure 2: Module Layout



Indicates a VDD or VDDQ pin

Indicates a Vss pin



128MB, 256MB, 512MB: (x32, DR) 100-Pin DDR UDIMM Pin Assignments and Descriptions

Table 4:Pin Descriptions

Pin numbers may not correlate with symbols; refer to Figure 3 on page 6 for more information

Pin Numbers	Symbol	Туре	Description
32, 79, 81	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
17, 18, 67, 68	СК0, СК0#, СК1, СК1#	Input	Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
20, 70	CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER- DOWN (row ACTIVE in any device bank).CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK#, and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
33, 82	SO#, S1#	Input	Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
31, 78	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
21 (256MB, 512MB), 23, 24, 26-29, 71-74, 76, 77	A0–A11 (128MB) A0–A12 (256MB, 512MB)	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
4, 12, 37, 45	DQS0–DQS3	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.
54, 62, 87, 95	DM0-DM3	Input	Data Write Mask. DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM lines do not affect READ operation.
1, 3, 6, 7, 9,10, 13, 15, 34, 36, 39, 40, 42, 43, 46, 48, 51, 53, 56, 57, 59, 60, 63, 65, 84, 86, 89, 90, 92, 93, 96, 98	DQ0–DQ31	Input/ Output	Data I/Os: Data bus.
49	SA0	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.



128MB, 256MB, 512MB: (x32, DR) 100-Pin DDR UDIMM Pin Assignments and Descriptions

Table 4: Pin Descriptions (Continued)

Pin numbers may not correlate with symbols; refer to Figure 3 on page 6 for more information

Pin Numbers	Symbol	Туре	Description
99	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
100	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
50	VREF	Supply	SSTL_2 reference voltage.
5, 8, 14, 19, 30, 38, 41, 55, 58, 64, 69, 80, 88, 91	Vdd	Supply	Power Supply: +2.5V ±0.2V.
2, 11, 16, 25, 35, 44, 47, 52, 61, 66, 75, 85, 94, 97	Vss	Supply	Ground.
83	DNU	—	Do Not Use: This pin is not connected on these modules, but is an assigned pin on other modules in this product family.
21 (128MB), 22	NC		No Connect: These pins should be left unconnected.



Functional Block

All resistor values are 22Ω unless otherwise specified. Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part number guide at www.micron.com/numberguide.

Standard modules use the following DDR SDRAM devices: MT46V16M8TG (128MB); MT46V32M8TG (256MB); and MT46V64M8TG (512MB). Lead-free modules use the following DDR SDRAM devices: MT46V16M8P (128MB); MT46V32M8P (256MB); and MT46V64M8TG (512MB).

Figure 3: Functional Block Diagram





General Description

The MT8VDDT3232U, MT8VDDT6432U, and MT8VDDT12832U are high-speed CMOS, dynamic random-access, 128MB, 256MB, and 512MB memory modules organized in x32 configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2*n*-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding *n*bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edgealigned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select devices bank; A0–A11 select device row for 128MB module, A0–A12 select device row for 256MB and 512MB modules). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access (BA0, BA1; A0–A9 for 128MB and 256MB, or A0–A9, A11 for 512MB).

DDR SDRAM modules provide for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component data sheets.

Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I^2C



bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

Mode Register Definition

woue Register	Definition
	The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 4, Mode Register Definition Diagram, on page 12. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).
	Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.
	Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequen- tial or interleaved), A4–A6 specify the CAS latency, and A7–A11 (128MB, 256MB) or A7– A12 (512MB) specify the operating mode.
Burst Length	
	Read and write accesses to DDR SDRAM devices are burst oriented, with the burst length being programmable, as shown in Figure 4, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.
	Reserved states should not be used, as unknown operation or incompatibility with future versions may result.
	When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A9 (128MB, 256MB) or A1–A9, A11 (512MB) when the burst length is set to two, by A2–A9 (128MB, 256MB) or A2–A9, A11 (512MB) when the burst length is set to four and by A3–A9 (128MB, 256MB) or A3–A9, A11 (512MB) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.
Burst Type	
	Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.
	The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 5, Burst Definition Table, on page 13.
Read Latency	
	The READ latency is the delay, in clock cycles, between the registration of a READ com- mand and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 5, CAS Latency Diagram, on page 14.



If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m. The CAS Latency Table indicates the operating frequencies at which each CAS latency setting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Figure 4: Mode Register Definition Diagram

128MB Module Address Bus





Table 5:Burst Definition Table

	Stor	ting Col	lumn	Order of Accesse	es Within a Burst
Burst Length	Starting Column Address			Type = Sequential	Type = Interleaved
			A0		
2			0	0-1	0-1
			1	1-0	1-0
		A1	A0		
_		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
8	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
0	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

Notes: 1. For a burst length of two, A1–A*i* select the two-data-element block; A0 selects the first access within the block.

- 2. For a burst length of four, A2–A*i* select the four-data-element block; A0–A1 select the first access within the block.
- 3. For a burst length of eight, A3–A*i* select the eight-data-element block; A0–A2 select the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. *i* = 9 (128MB, 256MB)
 - *i* = 9, 11 (512MB)

Table 6: CAS Latency (CL) Table

	Allowable Operating	Clock Frequency (MHz)
Speed	CL = 2	CL = 2.5
-6	$75 \le f \le 133$	75 ≤ f ≤167
-75Z	$75 \le f \le 133$	$75 \le f \le 133$
-75	$75 \leq f \leq 100$	$75 \leq f \leq 133$



Figure 5: CAS Latency Diagram



Burst Length = 4 in the cases shown Shown with nominal ${}^{t}AC$, ${}^{t}DQSCK$, and ${}^{t}DQSQ$

TRANSITIONING DATA

Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A11 (128MB, 256MB), or A7–A12 (512MB) each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A11 (128MB, 256MB), or A7 and A9–A12 (512MB) each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A11 (128MB, 256MB), or A7–A12 (512MB) are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Extended Mode Register

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 6, Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.



The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during powerup initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles with CKE HIGH must occur before a READ command can be issued.

Figure 6: Extended Mode Register Definition Diagram

128MB Module Address Bus



256MB and 512MB Modules Address Bus



- Notes: 1. BA1 and BA0 (E13 and E12 for 128MB, or E14 and E13 for 256MB, 512MB) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
 - 2. QFC# is not supported.



Commands

Table 7, Commands Truth Table, and Table 8, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description of commands and operations, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component data sheet.

Table 7:Commands Truth Table

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

Name (Function)	CS#	RAS#	CAS#	WE#	Address	Notes
DESELECT (NOP)	Н	Х	Х	Х	Х	1
NO OPERATION (NOP)	L	Н	Н	Н	Х	1
ACTIVE (Select bank and activate row)	L	L	Н	Н	Bank/Row	2
READ (Select bank and column, and start READ burst)	L	Н	L	Н	Bank/Col	3
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	Bank/Col	3
BURST TERMINATE	L	Н	Н	L	Х	4
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

Notes: 1. DESELECT and NOP are functionally interchangeable.

- 2. BA0–BA1 provide device bank address and A0-A11 (128MB) or A0–A12 (256MB, 512MB) provide row address.
- 3. BA0–BA1 provide device bank address; A0–A9 (128MB, 256MB) or A0–A9, A11 (512MB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0–BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- BA0–BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0–BA1 are reserved). A0–A11 (128MB) or A0–A12 (256MB, 512MB) provide the op-code to be written to the selected mode register.

Table 8:DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

Name (Function)	DM	DQs
WRITE Enable	L	Valid
WRITE Inhibit	Н	Х



Parameter Tables

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a
stress rating only, and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reli-
ability.
Voltage on VDD Supply Relative to Vss1V to +3.6V

/
7
7
2
2
2
L

Table 9: DC Electrical Characteristics and Operating Conditions

Notes: 1–5, 14, 48; notes appear on pages 23–27; $0^{\circ}C \leq T_A \leq +70^{\circ}C$

Parameter/Condition		Symbol	Min	Мах	Units	Notes
Supply Voltage		Vdd	2.3	2.7	V	32
I/O Supply Voltage		Vdd	2.3	2.7	V	32, 39
I/O Reference Voltage		VREF	$0.49\times V\text{dd}$	$0.51 \times V\text{dd}$	V	6, 39
I/O Termination Voltage (system)		Vtt	VREF - 0.04	VREF + 0.04	V	7, 39
Input High (Logic 1) Voltage		VIH (DC)	Vref + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage		VIL (DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT Any input $0V \le VIN \le VDD$, VREF pin $0V \le VIN \le$ 1.35V (All other pins not under test = 0V)	Command/ Address, RAS#, CAS#, WE# CKE0, CKE1, S0#, S1# CK, CK#		-16 -8	16 8	μΑ	47
OUTPUT LEAKAGE CURRENT	DM DQ, DQS	loz	-4 -10	4		47
(DQs are disabled; $0V \le VOUT \le VDD$)	DQ, DQ3	102	-10	10	μΑ	47
OUTPUT LEVELS						
High Current (VOUT = VDD-0.373V, minimum VREF,		Іон	-16.8	-	mA	22 24
Low Current (Vout = 0.373V, maximum VREF, max	imum VTT)	IOL	16.8	-	mA	33, 34

Table 10: AC Input Operating Conditions

Notes: 1–5, 14, 48, 49; notes appear on pages 23–27; 0°C \leq T_A \leq +70°C; VDD = +2.5V ±0.2V

Parameter/Condition	Symbol	Min	Мах	Units	Notes
Input High (Logic 1) Voltage	Vih (AC)	VREF + 0.310	-	V	12, 25, 35
Input Low (Logic 0) Voltage	VIL (AC)	-	Vref - 0.310	V	12, 25, 35
I/O Reference Voltage	VREF (AC)	$0.49 \times V$ DD	0.51 imes V dd	V	6



Table 11: IDD Specifications and Conditions – 128MB

DDR SDRAM components only

Notes: 1–5, 14, 48; notes appear on pages 23–27; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = +2.5V ±0.2V

			М	ах		
Parameter/Condition		Symbol	-6	-75Z/ -75	Units	Notes
OPERATING CURRENT: One device bank; Active-Prect t RC = t RC (MIN); t CK = t CK (MIN); DQ, DM and DQS in changing once per clock cyle; Address and control ir changing once every two clock cycles	nputs	IDD0 ^a	512	432	mA	20, 42
OPERATING CURRENT: One device bank; Active -Read Precharge; Burst = 2; ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0mA; Address and control inputs changing once per clock cycle		IDD1 ^a	552	492	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CURRENT: All idle; Power-down mode; ^t CK = ^t CK (MIN); CKE = (LO		IDD2P ^b	24	24	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; ${}^{t}CK = {}^{t}CK$ MIN; CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM		IDD2F ^b	360	320	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT: One dev active; Power-down mode; ^t CK = ^t CK (MIN); CKE = LC		IDD3P ^b	200	160	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; ${}^{t}RC = {}^{t}RAS$ (MAX); ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		Idd3n ^b	400	360	mA	41
OPERATING CURRENT: Burst = 2; Reads; Continuous device bank active; Address and control inputs chang clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0mA		IDD4R ^a	572	512	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Continuous device bank active; Address and control inputs chang clock cycle; ^t CK = ^t CK (MIN); DQ, DM, and DQS input twice per clock cycle	ging once per	IDD4W ^a	572	492	mA	20
AUTO REFRESH CURRENT ^t REFC	$C = {}^{t}RFC (MIN)$	IDD5 ^b	2,120	1,760	mA	20, 44
^t REFC	C = 15.625µs	IDD5A ^b	40	40	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD6 ^b 24 16		mA	9		
OPERATING CURRENT: Four device bank interleaving 4) with auto precharge, ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (I and control inputs change only during Active READ commands	MIN); Address	IDD7 ^a	1,432	1,312	mA	20, 43

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2p (CKE LOW) mode.

b: Value calculated reflects all module ranks in this operating condition.



Table 12: IDD Specifications and Conditions – 256MB

DDR SDRAM components only

Notes: 1–5, 14, 48; notes appear on pages 23–27; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = +2.5V ±0.2V

		м	ах			
Parameter/Condition		Symbol	-6	-75Z/ -75	Units	Notes
OPERATING CURRENT: One device bank; Active-Prech ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM and DQS in changing once per clock cyle; Address and control in changing once every two clock cycles	puts	IDD0 ^a	516	496	mA	20, 42
OPERATING CURRENT: One device bank; Active -Reac Burst = 4; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); IOUT= 0m/ and control inputs changing once per clock cycle		IDD1 ^a	696	596	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CURRENT: All o idle; Power-down mode; ^t CK = ^t CK (MIN); CKE = (LOV		IDD2P ^b	32	32	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All device bank ^t CK = ^t CK MIN; CKE = HIGH; Address and other contro changing once per clock cycle. VIN= VREF for DQ, DQS	nks idle; IDD2F ^b 400 360 mA rol inputs IS, and DM		45			
ACTIVE POWER-DOWN STANDBY CURRENT: One dev active; Power-down mode; ^t CK = ^t CK (MIN); CKE = LC		IDD3P ^b	240	200	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH bank; Active-Precharge; ${}^{t}RC = {}^{t}RAS$ (MAX); ${}^{t}CK = {}^{t}CK$ DM and DQS inputs changing twice per clock cycle; A other control inputs changing once per clock cycle	(MIN); DQ,	Idd3n ^b	480	400	mA	41
OPERATING CURRENT: Burst = 2; Reads; Continuous b device bank active; Address and control inputs chang clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0mA		IDD4R ^a	716	616	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Continuous device bank active; Address and control inputs chang clock cycle; ^t CK = ^t CK (MIN); DQ, DM, and DQS inputs twice per clock cycle	ing once per	IDD4W ^a	716	616	mA	20
AUTO REFRESH CURRENT ^t REFC	= ^t RFC (MIN)	IDD5 ^b	2,040	1,880	mA	20, 44
^t REFC	= 7.8125µs	IDD5A ^b	48	48	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD6 ^b	32	32	mA	9
OPERATING CURRENT: Four device bank interleaving 4) with auto precharge, ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (M and control inputs change only during Active READ of commands	IIN); Address	IDD7 ^a	1,656	1,416	mA	20, 43

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2p (CKE LOW) mode.

b: Value calculated reflects all module ranks in this operating condition.



Table 13: IDD Specifications and Conditions – 512MB

DDR SDRAM components only

Notes: 1–5, 14, 48; notes appear on pages 23–27; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = +2.5V ±0.2V

		М	ах			
Parameter/Condition		Symbol	-6	-75Z/ -75	Units	Notes
OPERATING CURRENT: One device bank; Active-Pre ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); DQ, DM and DQS changing once per clock cyle; Address and control changing once every two clock cycles	Sinputs	IDD0 ^a	540	480	mA	20, 42
OPERATING CURRENT: One device bank; Active -Re Burst = 4; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); IOUT= 0 and control inputs changing once per clock cycle		IDD1 ^a	660	600	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CURRENT: A idle; Power-down mode; ^t CK = ^t CK (MIN); CKE = (L		IDD2P ^b	40	40	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All device ba ^t CK = ^t CK MIN; CKE = HIGH; Address and other cor changing once per clock cycle. VIN= VREF for DQ, D	ntrol inputs	nputs nd DM		45		
ACTIVE POWER-DOWN STANDBY CURRENT: One d active; Power-down mode; ^t CK = ^t CK (MIN); CKE =		Idd3p ^b	280	240	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; ${}^{t}RC = {}^{t}RAS$ (MAX); ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		Idd3n ^b	400	360	mA	41
OPERATING CURRENT: Burst = 2; Reads; Continuou device bank active; Address and control inputs cha clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0mA		IDD4R ^a	680	600	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Continuou device bank active; Address and control inputs cha clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM, and DQS inp twice per clock cycle	nging once per	IDD4W ^a	720	560	mA	20
AUTO REFRESH CURRENT	FC = ^t RFC (MIN)	IDD5 ^b	2,320	2,240	mA	20, 44
^t RE	FC = 7.8125µs	IDD5A ^b	80	80	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD6 ^b	40	40	mA	9
OPERATING CURRENT: Four device bank interleaving 4) with auto precharge, ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ and control inputs change only during Active REA commands	(MIN); Address	IDD7 ^a	1,640	1,420	mA	20, 43

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2p (CKE LOW) mode.

b: Value calculated reflects all module ranks in this operating condition.



Table 14:Capacitance (All Modules)

Note: 11; notes appear on pages 23–27

Parameter	Symbol	Min	Мах	Units
Input/Output Capacitance: DQ, DQS, DM	Сю	8	10	pF
Input Capacitance: Command and Address	CI1	16	24	pF
Input Capacitance: S#; CK/CK#; CKE	Cı2	8	12	pF

Table 15: Component Electrical Characteristics and Recommended AC Operating Conditions

Notes: 1–5, 12–15, 29, 48; notes appear on pages 23–27; $0^{\circ}C \le T_{A} \le +70^{\circ}C$; VDD = +2.5V ±0.2V

AC Characteristics			-	·6	-75	Z/-75		
Parameter		Symbol	Min	Max	Min	Мах	Units	Notes
Access window of DQ from CK/CK#		^t AC	-0.7	+0.7	-0.75	+0.75	ns	
CK high-level width		^t CH	0.45	0.55	0.45	0.55	^t CK	26
CK low-level width		^t CL	0.45	0.55	0.45	0.55	^t CK	26
Clock cycle time	CL = 2.5	^t CK (2.5)	6	13	7.5	13	ns	40, 46
	CL = 2	^t CK (2)	7.5	13	7.5/10	13	ns	40, 46
DQ and DM input hold time relative to DQS	·	^t DH	0.45		0.5		ns	23, 27
DQ and DM input setup time relative to DQS		^t DS	0.45		0.5		ns	23, 27
DQ and DM input pulse width (for each	input)	^t DIPW	1.75		1.75		ns	27
Access window of DQS from CK/CK#		^t DQSCK	-0.6	+0.6	-0.75	+0.75	ns	
DQS input high pulse width		^t DQSH	0.35		0.35		^t CK	
DQS input low pulse width		^t DQSL	0.35		0.35		^t CK	
DQS-DQ skew, DQS to last DQ valid, per access	group, per	^t DQSQ		0.45		0.5	ns	22, 23
Write command to first DQS latching transition		^t DQSS	0.75	1.25	0.75	1.25	^t CK	
DQS falling edge to CK rising - setup time		^t DSS	0.2		0.2		^t CK	
DQS falling edge from CK rising - hold time		^t DSH	0.2		0.2		^t CK	
Half clock period		^t HP	^t C⊦	l, ^t CL	^t Cl	H, ^t CL	ns	30
Data-out high-impedance window from	n CK/CK#	^t HZ		+0.70		+0.75	ns	16, 37
Data-out low-impedance window from	CK/CK#	^t LZ	-0.7		-0.75		ns	16, 37
Address and control input hold time (fa	st slew rate)	^t IH _F	0.75		0.90		ns	12
Address and control input setup time (f	ast slew rate)	^t IS _F	0.75		0.90		ns	12
Address and control input hold time (slo	ow slew rate)	^t IH _s	0.8		1		ns	12
Address and control input setup time (s	low slew rate)	^t IS _s	0.8		1		ns	12
Address and Control input pulse width	(for each input)	^t IPW	2.2		2.2		ns	
LOAD MODE REGISTER command cycle time		^t MRD	12		15		ns	
DQ–DQS hold, DQS to first DQ to go nor	n-valid, per access	^t QH	^t HP - ^t QHS		^t HP - ^t QHS		ns	22, 23
Data hold skew factor		^t QHS		0.6		0.75	ns	
ACTIVE to PRECHARGE command		^t RAS	42	70,000	40	120,000	ns	31, 49
ACTIVE to READ with Auto precharge of	ommand	^t RAP	15		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH comm	nand period	^t RC	60		65		ns	
AUTO REFRESH command period		^t RFC	72		75		ns	44



Table 15: Component Electrical Characteristics and Recommended AC Operating Conditions (Continued)

AC Characteristics	-6		-75Z/-75					
Parameter	Symbol	Min	Max	Min	Мах	Units	Notes	
ACTIVE to READ or WRITE delay		^t RCD	15		20		ns	
PRECHARGE command period		^t RP	15		20		ns	
DQS read preamble		^t RPRE	0.9	1.1	0.9	1.1	^t CK	38
DQS read postamble		^t RPST	0.4	0.6	0.4	0.6	^t CK	38
ACTIVE bank a to ACTIVE bank b command		^t RRD	12		15		ns	
DQS write preamble		tWPRE	0.25		0.25		^t CK	
DQS write preamble setup time		^t WPRES	0		0		ns	18, 19
DQS write postamble		^t WPST	0.4	0.6	0.4	0.6	^t CK	17
Write recovery time		^t WR	15		15		ns	
Internal WRITE to READ command delay		^t WTR	1		1		^t CK	
Data valid output window		na	^t QH - ^t DQSQ		^t QH - ^t DQSQ		ns	22
REFRESH to REFRESH command interval	128MB	torre		140		140.6	μs	21
	256MB, 512MB	^t REFC		70.3		70.3	μs	21
Average periodic refresh interval	128MB	tore		15.6		15.6	μs	21
256MB, 512MB		^t REFI		7.8		7.8	μs	21
Terminating voltage delay to VDD		^t VTD	0		0		ns	
Exit SELF REFRESH to non-READ command		^t XSNR	75		75		ns	
Exit SELF REFRESH to READ command		^t XSRD	200		200		^t CK	



Notes

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL (AC) and VIH (AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDD/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from VDD/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF bypass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -75Z and CL = 2.5 for -6 and -75 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD = +2.5V ±0.2V, VREF = VSS, f = 100 MHz, $T_A = 25^{\circ}$ C, VOUT (DC) = VDD/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. For slew rates < 1 V/ns and \geq to 0.5 Vns. If the slew rate is < 0.5V/ns, timing must be derated: ^tIS has an additional 50ps per each 100 mV/ns reduction in slew rate from 500mV/ns, while ^tIH is unaffected. If the slew rate exceeds 4.5 V/ns, functionality is uncertain. For -6, slew rates must be \geq 0.5 V/ns.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $CKE \le 0.3 \text{ x VDD}$ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.



- 16. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The intent of the "Don't Care" state after completion of the postamble is that the DQSdriven signal should either be HIGH, LOW, or High-Z and that any signal transition within the input switching region must follow valid input requirements. If DQS transitions HIGH, above DC VIH (MIN) then it must not transition LOW, below DC VIH, prior to ^tDQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 20. MIN (^tRC or ^tRFC) for IDD measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for IDD measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.
- 21. The refresh period 64ms. This equates to an average refresh rate of 15.625µs (128MB) or 7.8125µs (256MB, 512MB). However, an AUTO REFRESH command must be asserted at least once every 140.6µs (128MB) or 70.3µs (256MB, 512MB); burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications: ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP ^tQHS). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain. Figure 7, Derating Data Valid Window ^tQH ^t(DQSQ), shows derating curves for duty cycles ranging between 50/50 and 45/55.
- 23. Each byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^tRFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
 - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL (AC) or VIH (AC).
 - b. Reach at least the target AC level.
 - c. After the AC target level is reached, continue to maintain at least the target DC level, VIL (DC) or VIH (DC).
- 26. JEDEC specifies CK and CK# input slew rate must be ≥ 1 V/ns (2 V/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5 V/ns, timing must be derated: 50ps must be added to ^tDS and ^tDH for each 100 mV/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain. For -6, slew rates must be \geq 0.5 V/ns.
- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ± 150 ps of jitter. Each timing parameter is allowed to vary by the same amount.





Figure 7: Derating Data Valid Window ^tQH - ^t(DQSQ)

- 30. ^tHP min is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until ^tRAS (MIN) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch to the nominal voltage must be less than 1/3 of the clock and not more than +400mV or 2.9 volts maximum, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2 volts minimum, whichever is more positive.
- 33. Normal Output Drive Curves:
 - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
 - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
 - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
 - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.



- e. The full variation in the ratio of the maximum to minimum pull-up and pulldown current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
- f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
- 34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. VIH overshoot: VIH (MAX) = VDD + 1.5V for a pulse width \leq 3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL (MIN) = -1.5V for a pulse width \leq 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 36. VDD and VDDQ must track each other.
- 37. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition. ^tLZ (MIN) will prevail over ^tDQSCK (MIN) + ^tRPRE (MAX) condition.
- 38. During initialzation, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0.0V, provided a minimum of 42Ω of series resistance is used between the VTT supply and the input pin.
- 39. During initialization, VDD, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDD are 0 volts, provided a minimum of 42 ohms of series resistance is used between the VTT supply and the input pin.
- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.

160 Maximum 140 120 Nominal high 100 (MM) 10 Nominal low 60 Minimum 40 2.5 1.0 2.0 1.5 VOUT (V)

Figure 8: Pull-Down Characteristics



Figure 9: Pull-Up Characteristics



- 41. For the -6 and -75 IDD3N is specified to be 35mA per DDR SDRAM device at 100 MHz.
- 42. Random addressing changing and 50 percent of data changing at every transfer.
- 43. Random addressing changing and 100 percent of data at every transfer.
- 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until ^tREF later.
- 45. IDD2N specifies the DQ and DQS to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- 47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- 48. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- 49. The -6 speed grade will operate with ^tRAS (MIN) = 40ns and ^tRAS (MAX) = 120,000ns at any slower frequency.



Initialization

To ensure device operation the DRAM must be initialized as described below:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Apply VREF and then VTT power.
- 3. Assert and hold CKE at a LVCMOS logic low.
- 4. Provide stable CLOCK signals.
- 5. Wait at least 200µs.
- 6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL_2 input unless a power cycle occurs.
- 7. Perform a PRECHARGE ALL command.
- 8. Wait at least ^tRP time, during this time NOPs or DESELECT commands must be given.
- 9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
- 10. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
- 12. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 13. Issue a PRECHARGE ALL command.
- 14. Wait at least ^tRP time, only NOPs or DESELECT commands are allowed.
- 15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 16. Wait at least ^tRFC time, only NOPs or DESELECT commands are allowed.
- 17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 18. Wait at least ^tRFC time, only NOPs or DESELECT commands are allowed.
- 19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
- 20. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.



Figure 10: Initialization Flow Diagram





Serial Presence Detect

SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 11, Data Validity, and Figure 12, Definition of Start and Stop).

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 13, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 11: Data Validity





Figure 12: Definition of Start and Stop









Table 16: EEPROM Device Select Code

The most significant bit (b7) is sent first

	Device Type Identifier			Chip Enable			RW	
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	RW
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	RW

Table 17: EEPROM Operating Modes

Mode	RW Bit	WC	Bytes	Initial Sequence
Current Address Read	1	VIH or VIL	1	START, Device Select, $R\overline{W} = '1'$
Random Address Read	m Address Read 0 VIH or VIL 1 START, Device Select, RW = '0', Address		START, Device Select, $R\overline{W}$ = '0', Address	
	1	VIH or VIL	1	reSTART, Device Select, $R\overline{W}$ = '1'
Sequential Read	1	VIH or VIL	≥ 1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, $R\overline{W}$ = '0'
Page Write	0	VIL	≤ 16	START, Device Select, $R\overline{W}$ = '0'







Table 18: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

Parameter/condition	Symbol	Min	Мах	Units
SUPPLY VOLTAGE	Vddspd	2.3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	Viн	$V\text{DD}\times0.7$	Vdd + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	Vdd + 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	-	0.4	V
INPUT LEAKAGE CURRENT: VIN = GND to VDD	Iц	-	10	μA
OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD	Ilo	-	10	μA
STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = Vss or VDD	Isb	-	30	μΑ
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	lcc	_	2	mA

Table 19: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to Vss; VDD = +2.3V to +3.6V

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	^t AA	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	^t BUF	1.3		μs	
Data-out hold time	^t DH	200		ns	
SDA and SCL fall time	^t F		300	ns	2
Data-in hold time	^t HD:DAT	0		μs	
Start condition hold time	^t HD:STA	0.6		μs	
Clock HIGH period	tHIGH	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	tl		50	ns	
Clock LOW period	^t LOW	1.3		μs	
SDA and SCL rise time	^t R		0.3	μs	2
SCL clock frequency	[†] SCL		400	KHz	
Data-in setup time	^t SU:DAT	100		ns	
Start condition setup time	^t SU:STA	0.6		μs	3
Stop condition setup time	^t SU:STO	0.6		μs	
WRITE cycle time	^t WRC		10	ms	4

Notes: 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.

- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (^tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



Table 20:Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes appear on page 35

Byte	Description	Entry (Version)	MT8VDDT3232U	MT8VDDT6432U	MT8VDDT12832U
0	Number of SPD Bytes Used by Micron	128	80	80	80
1	Total Number of Bytes in SPD Device	256	08	08	08
2	Fundamental Memory Type	DDR SDRAM	07	07	07
3	Number of Row Addresses on Assembly	12, 13	0C	0D	0D
4	Number of Column Addresses on Assembly	10, 11	0A	0A	OB
5	Number of Physical Ranks on Dimm	2	02	02	02
6	Module Data Width	32	20	20	20
7	Module Data Width (Continued)	0	00	00	00
8	Module Voltage Interface Levels	SSTL 2.5V	04	04	04
9	SDRAM Cycle Time, (^t CK) (CAS Latency = 2.5)	6ns (-6) 7.0ns (-75Z) 7.5ns (-75)	60 70 75	60 70 75	60 70 75
10	SDRAM Access From Clock (^t AC)	0.7ns (-6)	70	70	70
	(CAS Latency = 2.5)	0.75ns (-75Z/-75)	75	75	75
11	Module Configuration Type	None	00	00	00
12	Refresh Rate/Type	15.62µs, 7.8µs/SELF	80	82	82
13	Sdram Device Width (Primary DDR SDRAM)	8	08	08	08
14	Error-Checking DDR SDRAM Data Width	None	00	00	00
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01	01	01
16	Burst Lengths Supported	2, 4, 8	0E	0E	0E
17	Number of Banks on DDR SDRAM Device	4	04	04	04
18	CAS Latencies Supported	2, 2.5	0C	0C	0C
19	CS Latency	0	01	01	01
20	WE Latency	1	02	02	02
21	SDRAM Module Attributes	Unbuffered/Diff. Clock	20	20	20
22	SDRAM Device Attributes: General	Fast/Concurrent AP	C0	C0	C0
23	SDRAM Cycle Time, ^t CK (CAS Latency =	7.5ns (-6)	75	75	75
	2)	7.5ns (-75Z)	75	75	75
		10ns (-75)	A0	A0	A0
24	SDRAM Access from Clock, ^t AC (CAS Latency = 2)	0.7ns (-6) 0.75ns (-75Z/-75)	70 75	70 75	70 75
25	SDRAM Cycle Time, ^t CK (CAS Latency = 1.5)	N/A	00	00	00
26	SDRAM Access From Clock, ^t AC (CAS Latency = 1.5)	N/A	00	00	00
27	Minimum Row Precharge Time, ^t RP (see note 3)	18ns (-6) 20ns (-75Z/-75)	48 50	48 50	48 50
28	Minimum Row Active to Row Active, ^t RRD	12ns (-6) 15ns (-75Z/-75)	30 3C	30 3C	30 3C
29	Minimum RAS# to CAS# Delay, ^t RCD (see note 3)	18ns (-6) 20ns (-75Z/-75)	48 50	48 50	48 50



Table 20: Serial Presence-Detect Matrix (Continued)

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes appear on page 35

Byte	Description	Entry (Version)	MT8VDDT3232U	MT8VDDT6432U	MT8VDDT12832U
30	Minimum RAS# Pulse Width, ^t RAS (See	42ns (-6)	2A	2A	2A
	note 1)	45ns (-75Z/-75)	2D	2D	2D
31	Module Rank Density	64MB, 128MB, 256MB	10	20	40
32	Address and Command Setup Time, ^t IS (See note 2)	0.8ns (-6) 1.0ns (-75Z/-75)	80 A0	80 A0	80 A0
33	Address and Command Hold Time, ^t IH (See note 2)	0.8ns (-6) 1.0ns (-75Z/-75)	80 A0	80 A0	80 A0
34	Data/Data Mask Input Setup Time, ^t DS	0.45ns (-6) 0.5ns (-75Z/-75)	45 50	45 50	45 50
35	Data/Data Mask Input Hold Time, ^t DH	0.45ns (-6) 0.5ns (-75Z/-75)	45 50	45 50	45 50
36-40	Reserved		00	00	00
41	Min Active Auto Refresh Time ^t RC	60ns (-6) 65ns (-75Z/-75)	3C 41	3C 41	3C 41
42	Minimum Auto Refresh to Active/Auto Refresh Command Period, ^t RFC	72ns (-6) 75ns (-75Z/-75)	48 4B	48 4B	48 4B
43	SDRAM Device Max Cycle Time, ^t CKMAX	12ns (-6) 13ns (-75Z/-75)	30 34	30 34	30 34
44	SDRAM Device Max DQS-DQ Skew Time, ^t DQSQ	0.45ns (-6) 0.5ns (-75Z/-75)	2D 32	2D 32	2D 32
45	SDRAM Device Max Read Data Hold Skew Factor, ^t QHS	0.55ns (-6) 0.75ns (-75Z/-75)	55 75	55 75	55 75
46	Reserved		00	00	00
47	DIMM Height		01	01	01
48–61	Reserved		00	00	00
62	SPD Revision	Release 1.0	10	10	10
63	Checksum For Bytes 0–62	-6 -75Z -75	C5 95 D5	D8 A8 E8	09 C9 F9
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C	2C
65-71	Manufacturer's JEDEC ID Code	(Continued)	FF	FF	FF
72	Manufacturing Location	01–12	01–0C	01–0C	01–0C
	Module Part Number (ASCII)		Variable Data	Variable Data	Variable Data
91	Pcb Identification Code	1-9	01-09	01-09	01-09
92	Identification Code (Continued)	0	00	00	00
93	Year Of Manufacturein BCD		Variable Data	Variable Data	Variable Data
94	Week Of Manufacture in BCD		Variable Data	Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data	Variable Data
99-127	Manufacturer-Specific Data (RSVD)		-	-	-

Notes: 1. The value of ^tRAS used for -75 modules is calculated from ^tRC - ^tRP. Actual device spec. value is 40 ns.

- 2. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worstcase (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.
- 3. The value of ^tRP, ^tRCD and ^tRAP for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns.



Module Dimensions

All dimensions are in inches (millimeters); $\frac{MAX}{MIN}$ or typical where noted.



Figure 15: 100-Pin DIMM Dimensions

Data Sheet Designation

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.