

# Galvanically isolated 4 A dual gate driver



#### **Features**

- High voltage rail up to 1200 V
- Driver current capability: 4 A sink/source @ 25 °C
- dV/dt transient immunity ±100 V/ns
- Overall input-output propagation delay: 75 ns
- Separate sink and source option for easy gate driving configuration
- 4 A Miller CLAMP
- UVLO function
- · Configurable interlocking function
- · Dedicated SD and BRAKE pins
- Gate driving voltage up to 26 V
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- · Temperature shutdown protection
- · Standby function
- 6 kV galvanic isolation
- Wide Body SO-36W
- UL 1577 recognized

### **Application**

- Motor driver for industrial drives, factory automation, home appliances and fans
- 600/1200 V inverters
- · Battery chargers
- Induction heating
- Welding
- UPS
- Power supply units
- DC-DC converters
- Power Factor Correction





### **Description**


The STGAP2SiCD is a dual gate driver for SiC MOSFETs which provides galvanic isolation between each gate driving channel and the low voltage control and interface circuitry. The gate driver is characterized by 4 A current capability and rail-to-rail outputs, making it suitable for mid and high power applications such as power conversion and industrial motor drivers inverters. The separated output pins allow to independently optimize turn-on and turn-off by using dedicated gate resistors, while the Miller CLAMP function allows avoiding gate spikes during fast commutations in half-bridge topologies. The device integrates protection functions: dedicated SD and BRAKE pins are available, UVLO and thermal shutdown are included to easily design high reliability systems. In half-bridge topologies the interlocking function prevents outputs from being high at the same time, avoiding shoot-through conditions in case of wrong logic input commands. The interlocking function can be disabled by a dedicated configuration pin, allowing independent and parallel operation of the two channels. The input to output propagation delay results are contained within 75 ns, providing high PWM control accuracy. A standby mode is available in order to reduce idle power consumption.

DS13714 - Rev 2 page 2/24



# 1 Block diagram

Figure 1. Block diagram



DS13714 - Rev 2 page 3/24



# 2 Pin description and connection diagram

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin number	Pin name	Туре	Function
6	VDD	Power supply	Control logic supply voltage
7	INA	Logic input	Control logic input for Channel A, active high
8	INB	Logic input	Control logic input for Channel B, active high
9	SD	Logic input	Shutdown input, active low
10	BRAKE	Logic input	Control logic input, active low
11	iLOCK	Analog input	Interlocking enable/disable
13	GND	Power supply	Control logic ground
20	VH_B	Power supply	Channel B gate driving positive supply
22	GON_B	Analog output	Channel B Source output
25	CLAMP_B	Analog output	Channel B Miller Clamp
23	GOFF_B	Analog output	Channel B Sink output
24	GNDISO_B	Power supply	Channel B gate driving isolated ground
30	VH_A	Power supply	Channel A gate driving positive supply
31	GON_A	Analog output	Channel A Source output
33	CLAMP_A	Analog output	Channel A Miller Clamp
32	GOFF_A	Analog output	Channel A Sink output
34, 35	GNDISO_A (1)	Power supply	Channel A gate driving isolated ground
1, 2, 3, 4, 5, 12, 14, 15, 16, 17, 18	N.C.	Not connected.	

<sup>1.</sup> Both GNDISO\_A pins must be connected and shorted together.

DS13714 - Rev 2 page 4/24



## 3 Electrical data

# 3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND		-0.3	6.5	V
V <sub>LOGIC</sub>	Logic pins voltage vs. GND		-0.3	6.5	V
iLOCK	Interlocking Enable vs. GND		-0.3	VDD + 0.3	V
VH_x	Positive supply voltage (VH_x vs GNDISO_x)		-0.3	28	V
V <sub>OUT</sub>	Voltage on gate driver outputs (GON_x , GOFF_x , CLAMP_x vs GNDISO_x)		-0.3	VH_x + 0.3	V
T <sub>J</sub>	Junction temperature		-40	150	°C
T <sub>S</sub>	Storage temperature		-50	150	°C
ESD	HBM (human body model)			2	kV

## 3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
R <sub>th(JA)</sub>	Thermal resistance junction to ambient	SO-36W	52	°C/W

DS13714 - Rev 2 page 5/24



# 3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND		3.1	5.5	V
VLOGIC	Logic pins voltage vs. GND		0	5.5	V
iLOCK	Interlocking Enable vs. GND		0	VDD	V
VH_x	Positive supply voltage (VH_x vs. GNDISO_x)			26	V
GNDISO <sub>A-B</sub> <sup>(1)</sup>	Floating grounds differential voltage (GNDISO_A - GNDISO_B)		-1700	+1700	V
V <sub>IORM</sub>	Primary to secondary ground  (GND - GNDISO_A); (GND - GNDISO_B)		-1200	+1200	V
F <sub>SW</sub>	Maximum switching frequency <sup>(2)</sup>			1	MHz
tout	Output pulse width		100		ns
T <sub>J</sub>	Operating junction temperature		-40	125	°C

<sup>1.</sup> Characterization data, 1200 V max. tested in production.

DS13714 - Rev 2 page 6/24

<sup>2.</sup> Actual limit depends on power dissipation and  $T_J$ .



## 4 Electrical characteristics

Table 5. Electrical characteristics ( $T_J = 25$  °C,  $VH_x = 18$  V, VDD = 5 V unless otherwise specified)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ynamic chara	acteristics						,
t <sub>Don</sub>	INA, INB, SD, BRAKE	Input to output propagation delay ON	See Figure 8	50	75	90	ns
t <sub>Doff</sub>	INA, INB, SD, BRAKE	Input to output propagation delay OFF	See Figure 8	50	75	90	ns
t <sub>r</sub>		Rise time	C <sub>L</sub> = 4.7 nF,		30		ns
t <sub>f</sub>		Fall time	See Figure 8		30		ns
MT		Matching time (1)				20	ns
t <sub>deglitch</sub>	INA, INB, SD, BRAKE	Inputs deglitch filter			20	40	ns
CMTI <sup>(2)</sup>		Common-mode transient immunity,  dV <sub>ISO</sub> /dt	V <sub>CM</sub> = 1500 V, see Figure 9	100			V/ns
upply voltage	)						
VH <sub>on</sub>		VH_x UVLO turn-on threshold		14.6	15.5	16.4	V
VH <sub>off</sub>		VH_x UVLO turn-off threshold		13.9	14.8	15.7	V
V <sub>Hhyst</sub>		VH_x UVLO hysteresis		600	750	950	mV
I <sub>QHU_A</sub>		VH undervoltage quiescent supply current	VH = 7 V		1.3	1.8	mA
I <sub>QH_A</sub>		VH_x quiescent supply current			1.3	1.8	mA
I <sub>QHSBY_B</sub>		Standby VH_x quiescent supply current			400	550	μA
SafeClp		GOFF active clamp	I <sub>GOFF</sub> = 0.2 A; VH floating		2	2.3	V
$I_{QDD}$		VDD quiescent supply current			1.8	2.4	mA
I <sub>QDDSBY</sub>		Standby VDD quiescent supply current	Standby mode		40	80	μA
ogic Inputs				·			
V <sub>il</sub>	INA, INB, SD, BRAKE	High level logic threshold voltage		0.29·VDD	0.33·VDD	0.37·VDD	V
V <sub>ih</sub>	INA, INB, SD, BRAKE	Low level logic threshold voltage		0.62·VDD	0.66·VDD	0.72·VDD	V
I <sub>logic_h</sub>	INA, INB, SD, BRAKE	Logic inputs high level input bias current	V <sub>logic</sub> = 5 V	33	50	70	μА
I <sub>logic_I</sub>	INA, INB, SD, BRAKE	Logic inputs low level input bias current	V <sub>logic</sub> = 0 V			1	μA
R <sub>pd</sub>	INA, INB, SD, BRAKE	Logic inputs pull-down resistor		70	100	150	kΩ
nterlocking	1				1	1	l
iLOCKen	iLOCK	Interlockng enable voltage		0.7·VDD			V

DS13714 - Rev 2 page 7/24



$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ILOCK _ pu	iLOCK_h	iLOCK		iLOCK = VDD			1	μA
	iLOCK_I	iLOCK		iLOCK = GND	35	55	75	μА
$ I_{GON}  \begin{array}{c} Source short-circuit \\ current \\ current \\ \end{array} \begin{array}{c} T_J = 25^{\circ}C \\ T_J = -40 \ / + 125^{\circ}C \ ^{\circ}C \ ^{\circ} \  \   3 \\ \end{array} \begin{array}{c} 5 \\ \end{array} \begin{array}{c} A \\ \end{array} \\ V_{GONH} \\ \end{array}  \begin{array}{c} Source output high level \\ voltage \\ \end{array} \begin{array}{c} I_{GON} = 100 \ mA \\ \end{array} \begin{array}{c} V_{H-0.15} \\ V_{H-0.12} \\ \end{array} \begin{array}{c} V \\ \end{array} \\ V_{GON} \\ \end{array}  \begin{array}{c} Source R_{DS\_ON} \\ Source R_{DS\_ON} \\ \end{array}  \begin{array}{c} I_{GON} = 100 \ mA \\ \end{array}  \begin{array}{c} 1.25 \\ 1.5 \\ \end{array}  \begin{array}{c} 1.5 \\ \Omega \\ \end{array} \\ \end{array}  \begin{array}{c} \Omega \\ \end{array} \\ I_{GOFF} \\ \end{array}  \begin{array}{c} Sink short-circuit current \\ \end{array}  \begin{array}{c} T_J = 25^{\circ}C \\ \end{array}  \begin{array}{c} 4 \\ \end{array}  \begin{array}{c} 4 \\ \end{array}  \begin{array}{c} A \\ \end{array} \\ \end{array}  \begin{array}{c} A \\ \end{array} \\ \begin{array}{c} V_{GOFFL} \\ \end{array}  \begin{array}{c} Sink short-circuit current \\ \end{array}  \begin{array}{c} T_J = 25^{\circ}C \\ \end{array}  \begin{array}{c} 4 \\ \end{array}  \begin{array}{c} 4 \\ \end{array}  \begin{array}{c} A \\ \end{array} \\ \end{array}  \begin{array}{c} A \\ \end{array} \\ \begin{array}{c} V_{GOFFL} \\ \end{array}  \begin{array}{c} Sink short-circuit current \\ \end{array}  \begin{array}{c} I_{J} = -40 \ / + 125^{\circ}C \ ^{\circ}C \ ^{\circ} \ ^{$	iLOCK_pu	iLOCK	iLOCK pull-up resistor		66	90	142	kΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Oriver buffer se	ction	'					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Source short-circuit		Source short-circuit	T <sub>J</sub> = 25°C		4		
Voltage   Vol	IGON			$T_J = -40 / +125^{\circ}C^{(2)}$	3		5	A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>GONH</sub>			I <sub>GON</sub> = 100 mA	VH-0.15	VH-0.12		V
Sink short-circuit current   T <sub>J</sub> = -40 / +125°C (2)   3   5.5   A     V <sub>GOFFL</sub>   Sink output low level voltage   I <sub>GOFF</sub> = 100 mA   110   120   mV     R <sub>GOFF</sub>   Sink R <sub>DS_ON</sub>   I <sub>GOFF</sub> = 100 mA   1.1   1.2   Ω     Miller Clamp     V <sub>CLAMP th</sub>   CLAMP voltage threshold   V <sub>CLAMP vs. GNDISO   1.3   2   2.6   V     V<sub>CLAMP th</sub>   V<sub>CLAMP threshold</sub>   V<sub>CLAMP vs. GNDISO   1.3   2   2.6   V     V<sub>CLAMP threshold</sub>   V<sub>CLAMP threshold</sub>   V<sub>CLAMP threshold</sub>   V<sub>CLAMP threshold</sub>   A     V<sub>CLAMP threshold</sub>   V<sub>CLAMP threshold</sub>   V<sub>CLAMP threshold</sub>   A     V<sub>CLAMP threshold</sub>   A  </sub></sub>	R <sub>GON</sub>		Source R <sub>DS_ON</sub>	IG <sub>ON</sub> = 100 mA		1.25	1.5	Ω
V <sub>GOFFL</sub>   Sink output low level voltage   I <sub>GOFF</sub> = 100 mA   110   120   mV			0.1.1.1	T <sub>J</sub> = 25°C		4		
Voltage   Vol	IGOFF		Sink short-circuit current	$T_J = -40 / +125$ °C (2)	3		5.5	A
Valid   Val	V <sub>GOFFL</sub>			I <sub>GOFF</sub> = 100 mA		110	120	mV
$V_{\text{CLAMPth}} \qquad \begin{array}{ c c c c }\hline & & & & & & & & & & & & & & & & & & &$	R <sub>GOFF</sub>		Sink R <sub>DS_ON</sub>	I <sub>GOFF</sub> = 100 mA		1.1	1.2	Ω
$I_{\text{CLAMP}} \  \  \  \  \  \  \  \  \  \  \  \  \$	Miller Clamp							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>CLAMPth</sub>			V <sub>CLAMP</sub> vs. GNDISO	1.3	2	2.6	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				V <sub>CLAMP</sub> = 15 V				
	I <sub>CLAMP</sub>			T <sub>J</sub> = 25°C		4		А
VCLAMP_L       voltage       ICLAMP = 100 mA       96       115       mV         RCLAMP       CLAMP RDS_ON       ICLAMP = 100 mA       0.96       1.15 $\Omega$ Overtemperature protection         TSD       Shutdown temperature $(2)$ 170       °C         Thys       Temperature hysteresis $(2)$ 20       °C         Standby $t_{STBY}$ Standby time       See Section 6.3       200       280       500 $\mu$ s $t_{WUP}$ Wake-up time       See Section 6.3       10       20       35 $\mu$ s $t_{awake}$ Wake-up delay       See Section 6.3       90       140       200 $\mu$ s				$T_J = -40 \div +125^{\circ}C^{(2)}$	2		5	
$T_{SD} \hspace{0.5cm} Shutdown temperature \begin{tabular}{c c c c c c c c c c c c c c c c c c c $	V <sub>CLAMP_L</sub>			I <sub>CLAMP</sub> = 100 mA		96	115	mV
$T_{SD}$ Shutdown temperature $^{(2)}$ 170 °C $T_{hys}$ Temperature hysteresis 20 °C standby $t_{STBY}$ Standby time See Section 6.3 200 280 500 μs $t_{WUP}$ Wake-up time See Section 6.3 10 20 35 μs $t_{awake}$ Wake-up delay See Section 6.3 90 140 200 μs	R <sub>CLAMP</sub>		CLAMP R <sub>DS_ON</sub>	I <sub>CLAMP</sub> = 100 mA		0.96	1.15	Ω
Temperature hysteresis 20 °C  Standby  t <sub>STBY</sub> Standby time See Section 6.3 200 280 500 μs  t <sub>WUP</sub> Wake-up time See Section 6.3 10 20 35 μs  t <sub>awake</sub> Wake-up delay See Section 6.3 90 140 200 μs	Overtemperatur	e protection						
tendby  t <sub>STBY</sub> Standby time See Section 6.3 200 280 500 μs  t <sub>WUP</sub> Wake-up time See Section 6.3 10 20 35 μs  t <sub>awake</sub> Wake-up delay See Section 6.3 90 140 200 μs	T <sub>SD</sub>		Shutdown temperature (2)		170			°C
t <sub>STBY</sub> Standby time See Section 6.3 200 280 500 μs t <sub>WUP</sub> Wake-up time See Section 6.3 10 20 35 μs t <sub>awake</sub> Wake-up delay See Section 6.3 90 140 200 μs	T <sub>hys</sub>					20		°C
t <sub>WUP</sub> Wake-up time See Section 6.3 10 20 35 μs t <sub>awake</sub> Wake-up delay See Section 6.3 90 140 200 μs	Standby		'			,		-
t <sub>awake</sub> Wake-up delay See Section 6.3 90 140 200 μs	t <sub>STBY</sub>		Standby time	See Section 6.3	200	280	500	μs
	t <sub>WUP</sub>		Wake-up time	See Section 6.3	10	20	35	μs
t <sub>stbyfilt</sub> Standby filter See Section 6.3 200 280 800 ns	t <sub>awake</sub>		Wake-up delay	See Section 6.3	90	140	200	μs
	t <sub>stbyfilt</sub>		Standby filter	See Section 6.3	200	280	800	ns

 $<sup>1. \</sup>quad MT = max \; (|t_{Don(A)} - t_{Don(B)}|, \; |t_{Doff(A)} - t_{Doff(B)}|, \; |t_{Doff(A)} - t_{Don(B)}|, \; |t_{Doff(B)} - t_{Don(A)}|)$ 

DS13714 - Rev 2 page 8/24

<sup>2.</sup> Characterization data, not tested in production.



## 5 Isolation

Table 6. Isolation and safety-related specifications

Parameter	Symbol	Value	Unit	Conditions
Clearance (Minimum External Air Gap )	CLR	8	mm	Measured from input terminals to output terminals, shortest distance through air
Creepage (*) (Minimum External Tracking)	CPG	8	mm	Measured from input terminals to output terminals, shortest distance path along body
Comparative Tracking Index ( Tracking Resistance)	СТІ	≥ 400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

Table 7. Isolation characteristics

Parameter	Symbol	Test Conditions	Characteristic	Unit
Maximum Working Isolation Voltage	V <sub>IORM</sub>		1200	V <sub>PEAK</sub>
		Method a, Type test		
		$V_{PR} = V_{IORM} \times 1.6$ , $t_m = 10 \text{ s}$	1920	$V_{PEAK}$
Input to Output test voltage	V <sub>PR</sub>	Partial discharge < 5 pC		
In accordance with VDE 0884-11	VPR	Method b1, 100 % Production test		
		$V_{PR} = V_{IORM} \times 1.875, t_{m} = 1 s$	2250	$V_{PEAK}$
		Partial discharge < 5 pC		
Transient Overvoltage	V <sub>IOTM</sub>	t <sub>ini</sub> = 60 s	6000	V <sub>PEAK</sub>
(Highest Allowable Overvoltage)	VIOTM	Type test	8000	VPEAK
Maximum Surge Test Voltage	V <sub>IOSM</sub>	Type test	6000	V <sub>PEAK</sub>
Isolation Resistance R <sub>IO</sub> V <sub>IO</sub> = 500 V; Type test		V <sub>IO</sub> = 500 V; Type test	>10 <sup>9</sup>	Ω

Table 8. Isolation voltage as per UL 1577

Description	Symbol	Characteristic	Unit
Isolation Withstand Voltage, 1min (Type test)	V <sub>ISO</sub>	3535/5000	V <sub>rms</sub> / PEAK
Isolation Test Voltage, 1sec (100% production)	V <sub>ISOtest</sub>	4242/6000	V <sub>rms</sub> / PEAK

Recognized under the UL 1577 Component Recognition Program - file number E362869

DS13714 - Rev 2 page 9/24




## 6 Functional description

### 6.1 Gate driving power supply and UVLO

The STGAP2SiCD is a flexible and compact gate driver with 4 A output current and rail-to-rail outputs. The device allows to implement either unipolar or bipolar gate driving.

Figure 3. Power supply configuration for unipolar and bipolar gate driving



Undervoltage protection is available on VH\_x supply pin. A fixed hysteresis sets the turn-off threshold, thus avoiding intermittent operation.

When VH\_x voltage goes below the VH<sub>off</sub> threshold, the output buffer goes into "safe state". When VH\_x voltage reaches the VH<sub>on</sub> threshold, the device returns to normal operation and sets the output according to actual input pins status.

The VDD and VH\_x supply pins must be properly filtered with local bypass capacitors. The use of capacitors with different values in parallel provides both local storage for impulsive current supply and high-frequency filtering. The best filtering is obtained by using low-ESR SMT ceramic capacitors, which are therefore recommended. A 100 nF ceramic capacitor must be placed as close as possible to each supply pin, and a second bypass capacitor with value in the range between 1  $\mu$ F and 10  $\mu$ F should be placed close to it.

#### 6.2 Power-up, power-down and 'safe state'

The following conditions define the "safe state":

- GOFF = ON state
- GON = high impedance

Such conditions are maintained at power-up of the isolated side ( $VH_x < VH_{on}$ ) and during whole device power-down phase ( $VH < VH_{off}$ ), regardless of the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage not higher than SafeClp when VH voltage is not high enough to actively turn the internal GOFF MOSFET on. If VH\_x positive supply pin is floating or not supplied the GOFF pin is therefore clamped to a voltage smaller than SafeClp.

If the supply voltage VDD of the control section of the device is not supplied, the output is put in safe state, and remains in such condition until the VDD voltage returns within operative conditions.

After power-up of both isolated and low voltage side the device output state depends on the input pins' status.

DS13714 - Rev 2 page 10/24



### 6.3 Control Inputs

The device is controlled through the following logic inputs:

- · SD: active low shutdown input;
- BRAKE: active low brake input;
- INA, INB: active high logic inputs for channel A and channel B driver outputs;
- iLOCK: used to enable or disable the interlocking protection.

The operation of the driver IOs is described in Table 9.

Table 9. Inputs truth table (applicable when device is not in UVLO or "safe state")

			Output pins				
	iLOCK	SD	BRAKE	INA	INB	GOUT_A	GOUT_B
	Х	L	Х	Х	Х	Low	Low
	Х	Н	L	Х	Х	Low	HIGH
	Х	Н	Н	L	L	Low	Low
	Х	Н	Н	Н	L	HIGH	Low
	Х	Н	Н	L	Н	Low	HIGH
Interlocking	VDD	Н	Н	Н	Н	Low	Low
	GND	Н	Н	Н	Н	HIGH	HIGH

1. X: Don't care

A deglitch filter allows input signals with duration shorter than  $t_{deglitch}$  to be ignored, thereby preventing noise spikes potentially present in the application from generating unwanted commutations.

#### 6.4 Watchdog

The isolated HV side has a watchdog function in order to identify when it is not able to communicate with LV side, for example because the VDD of the LV side is not supplied. In this case the output of the driver is forced into "safe state" until communication link is properly established again.

#### 6.5 Thermal shutdown protection

The device provides a thermal shutdown protection. When junction temperature reaches the TSD temperature threshold, the device is forced into "safe state". The device operation is restored as soon as the junction temperature is lower than TSD - Thys.

### 6.6 Standby function

In order to reduce the power consumption of both control interface and gate driving sides the device can be put in standby mode. In standby mode the quiescent current from VDD and VH\_x supply pins is reduced to  $I_{QDDS}$  and  $I_{QHS}$  x respectively, and the output remains in 'safe state' (the output is actively forced low).

The way to enter standby is to keep the SD low while keeping the other input pins (INA, INB and BRAKE) high ("standby" value) for a time longer than t<sub>STBY</sub>. During standby the inputs can change from the "standby" value.

To exit standby, inputs must be put in any combination different from the "standby" value for a time longer than  $t_{stbvfilt}$ , and then in the "standby" value for a time t such that  $t_{WUP} < t < t_{STBY}$ .


When the input configuration is changed from the "standby" value the output is enabled and set according to inputs state after a time  $t_{awake}$ .


DS13714 - Rev 2 page 11/24




Figure 4. Standby state sequences

#### Sequence to enter stand-by mode





#### Sequence to exit stand-by mode



### 6.7 Interlocking function

The interlocking function prevents outputs GOUT\_A and GOUT\_B from being high at the same time, regardless of the status of the input pins INA and INB. In half-bridge topologies this protection avoids shoot-through in case wrong input signals are generated by the controller device. If the status of INA and INB is such to require both channels to be ON at the same time, the driver turns both channels off. In some topologies it is required to allow both channels to be ON at the same time: this can be achieved by disabling the interlocking function trough the iLOCK pin. The iLOCK pin is either connected to VDD, which enables the interlocking function, or to GND, which disables the interlocking function and allows parallel operation of Channel\_A and Channel\_B. Refer to Control Inputs for complete logic inputs truth table.

DS13714 - Rev 2 page 12/24



# 7 Typical application diagram

Figure 5. Typical application diagram – Half-bridge configuration





Figure 6. Typical application diagram - Half-bridge configuration with negative gate driving



DS13714 - Rev 2 page 13/24



## 8 Layout

### 8.1 Layout guidelines and considerations


In order to optimize the PCB layout, the following considerations should be taken into account:


- SMD ceramic capacitors (or different types of low-ESR and low-ESL capacitors) must be placed close to each supply rail pin. A 100 nF capacitor must be placed between VDD and GND and between VH\_x and GNDISO\_x, as close as possible to device pins, in order to filter high-frequency noise and spikes. In order to provide local storage for pulsed current a second capacitor with value in the range between 1 μF and 10 μF should also be placed close to the supply pins.
  - As a good practice it is suggested to add filtering capacitors close to logic inputs of the device (INA, INB, BRAKE, SD), in particular for fast switching or noisy applications.
- The power transistors must be placed as close as possible to the gate driver, so to minimize the gate loop area and inductance that might cause noise or ringing.
- To avoid degradation of the isolation between the primary and secondary side of the driver, there should be no trace or conductive area below the driver.
- If the system has multiple layers, it is recommended to connect the VH\_x and GNDISO\_x pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity.

### 8.2 Layout example

An example of STGAP2SiCD suggested half-bridge with negative gate driving PCB layout is shown in Figure 7; the main signals have been highlighted by different colors. It is recommended to follow this example for proper positioning and connection of filtering capacitors. It is recommended to follow this example for proper positioning and connection of filtering capacitors.

Figure 7. Suggested PCB layout for half-bridge configuration with negative driving voltage





DS13714 - Rev 2 page 14/24



# 9 Testing and characterization information

Figure 8. Timings definition





Figure 9. CMTI test circuit



DS13714 - Rev 2 page 15/24



# 10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 10.1 SO-36W package information

Table 10. SO-36W package dimensions


Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs are not to exceed 0.15 mm per side.

Dim.		NOTES		
DIM.	Min.	Тур.	Max.	NOTES
A			2.65	
A1	0.1		0.3	
b	0.25		0.35	
С	0.20		0.33	
D	15.20		15.60	
E1	7.4		7.6	
E	10.05		10.65	
е		0.80		
e1		4.00		
L	0.61		0.91	
h	0.25		0.75	
θ	0°		8°	
aaa		0.25		
bbb		0.25		
ccc		0.10		

DS13714 - Rev 2 page 16/24



Figure 10. SO-36W package outline




DS13714 - Rev 2 page 17/24



# 11 Suggested land pattern

Figure 11. SO-36W suggested land pattern



DS13714 - Rev 2 page 18/24



# 12 Ordering information

**Table 11. Device summary** 

Order code	Output configuration	Package	Package marking	Packaging
STGAP2SICD	Separated outputs and Miller CLAMP	SO-36W	GAP2ID	Tube
STGAP2SICDTR	Separated outputs and Miller CLAMP	SO-36W	GAP2ID	Tape and Reel

DS13714 - Rev 2 page 19/24



# **Revision history**

Table 12. Document revision history

Date	Version	Changes
18-Oct-2021	1	Initial release.
29-Sep-2022	2	Added UL file certification

DS13714 - Rev 2 page 20/24



## **Contents**

Selectrical data	1	Bloc	k diagram	3
3.1       Absolute maximum ratings       5         3.2       Thermal data       5         3.3       Recommended operating conditions       6         4       Electrical characteristics       7         5       Isolation       9         6       Functional description       10         6.1       Gate driving power supply and UVLO       10         6.2       Power-up, power-down and 'safe state'       10         6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information	2	Pin o	description and connection diagram	4
3.2       Thermal data       5         3.3       Recommended operating conditions       6         4       Electrical characteristics       7         5       Isolation       9         6       Functional description       10         6.1       Gate driving power supply and UVLO       10         6.2       Power-up, power-down and 'safe state'       10         6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20    <	3	Elec	trical data	5
3.3       Recommended operating conditions       6         4       Electrical characteristics       .7         5       Isolation       .9         6       Functional description       .10         6.1       Gate driving power supply and UVLO       .10         6.2       Power-up, power-down and 'safe state'       .10         6.3       Control Inputs       .11         6.4       Watchdog       .11         6.5       Thermal shutdown protection       .11         6.6       Standby function       .11         6.7       Interlocking function       .12         7       Typical application diagram       .13         8       Layout       .14         8.1       Layout guidelines and considerations       .14         8.2       Layout example       .14         9       Testing and characterization information       .15         10       Package information       .16         10.1       SO-36W package information       .16         11       Suggested land pattern       .18         12       Ordering information       .19         Revision history       .20		3.1	Absolute maximum ratings	5
4       Electrical characteristics.       .7         5       Isolation.       .9         6       Functional description.       .10         6.1       Gate driving power supply and UVLO       .10         6.2       Power-up, power-down and 'safe state'       .10         6.3       Control Inputs       .11         6.4       Watchdog       .11         6.5       Thermal shutdown protection       .11         6.6       Standby function       .11         6.7       Interlocking function       .12         7       Typical application diagram       .13         8       Layout       .14         8.1       Layout guidelines and considerations.       .14         8.2       Layout example.       .14         9       Testing and characterization information       .15         10       Package information       .16         10.1       SO-36W package information       .16         11       Suggested land pattern       .18         12       Ordering information       .19         Revision history       .20		3.2	Thermal data	5
5       Isolation       9         6       Functional description       10         6.1       Gate driving power supply and UVLO       10         6.2       Power-up, power-down and 'safe state'       10         6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20		3.3	Recommended operating conditions	6
6       Functional description       10         6.1       Gate driving power supply and UVLO       10         6.2       Power-up, power-down and 'safe state'       10         6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       15         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20	4	Elec	trical characteristics	7
6.1       Gate driving power supply and UVLO       10         6.2       Power-up, power-down and 'safe state'       10         6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       15         11       Suggested land pattern       16         12       Ordering information       19         Revision history       20	5	Isola	ation	9
6.2       Power-up, power-down and 'safe state'       10         6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20	6	Fund	ctional description	10
6.3       Control Inputs       11         6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       15         10       Package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20		6.1	Gate driving power supply and UVLO	10
6.4       Watchdog       11         6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20		6.2	Power-up, power-down and 'safe state'	10
6.5       Thermal shutdown protection       11         6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20		6.3	Control Inputs	11
6.6       Standby function       11         6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20		6.4	Watchdog	11
6.7       Interlocking function       12         7       Typical application diagram       13         8       Layout       14         8.1       Layout guidelines and considerations       14         8.2       Layout example       14         9       Testing and characterization information       15         10       Package information       16         10.1       SO-36W package information       16         11       Suggested land pattern       18         12       Ordering information       19         Revision history       20		6.5	Thermal shutdown protection	11
7 Typical application diagram       13         8 Layout       14         8.1 Layout guidelines and considerations       14         8.2 Layout example       14         9 Testing and characterization information       15         10 Package information       16         10.1 SO-36W package information       16         11 Suggested land pattern       18         12 Ordering information       19         Revision history       20		6.6	Standby function	11
8       Layout.       .14         8.1       Layout guidelines and considerations.       .14         8.2       Layout example.       .14         9       Testing and characterization information.       .15         10       Package information.       .16         10.1       SO-36W package information.       .16         11       Suggested land pattern.       .18         12       Ordering information.       .19         Revision history.       .20		6.7	Interlocking function	12
8.1 Layout guidelines and considerations	7	Турі	cal application diagram	13
8.2 Layout example	8	Layo	out	14
Testing and characterization information		8.1	Layout guidelines and considerations	14
10Package information1610.1SO-36W package information1611Suggested land pattern1812Ordering information19Revision history20		8.2	Layout example	14
10.1SO-36W package information1611Suggested land pattern1812Ordering information19Revision history20	9	Testi	ing and characterization information	15
11 Suggested land pattern    18      12 Ordering information    19      Revision history    20	10	Pack	kage information	16
12 Ordering information		10.1	SO-36W package information	16
Revision history20	11	Sugg	gested land pattern	18
	12	Orde	ering information	19
	Rev	ision	history	20
			-	
List of tables				
List of figures				





# **List of tables**

Table 1.	Pin description	. 4
Table 2.	Absolute maximum ratings	. 5
Table 3.	Thermal data	. 5
Table 4.	Recommended operating conditions	. 6
Table 5.	Electrical characteristics (T <sub>J</sub> = 25 °C, VH_x = 18 V, VDD = 5 V unless otherwise specified)	. 7
Table 6.	Isolation and safety-related specifications	. 9
Table 7.	Isolation characteristics	. 9
Table 8.	Isolation voltage as per UL 1577	. 9
Table 9.	Inputs truth table (applicable when device is not in UVLO or "safe state")	11
Table 10.	SO-36W package dimensions	16
Table 11.	Device summary	19
Table 12.	Document revision history	20

DS13714 - Rev 2 page 22/24



# **List of figures**

Figure 1.	Block diagram	. 3
Figure 2.	Pin connection (top view)	. 4
Figure 3.	Power supply configuration for unipolar and bipolar gate driving	10
Figure 4.	Standby state sequences	12
Figure 5.	Typical application diagram – Half-bridge configuration	13
Figure 6.	Typical application diagram – Half-bridge configuration with negative gate driving	13
Figure 7.	Suggested PCB layout for half-bridge configuration with negative driving voltage	14
Figure 8.	Timings definition	15
Figure 9.	CMTI test circuit	15
Figure 10.	SO-36W package outline	17
Figure 11.	SO-36W suggested land pattern	18

DS13714 - Rev 2 page 23/24



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS13714 - Rev 2 page 24/24