



BT1306-400D/600D

Logic level triac

Rev. 2 — 14 September 2011

Product data sheet

1. Product profile

1.1 General description

Logic level sensitive gate triac intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

1.2 Features and benefits

- Sensitive gate in all four quadrants
- Low cost package.

1.3 Applications



- General purpose bidirectional switching
- Solid state relays
- Phase control applications
- Low power AC fan speed controllers.

1.4 Quick reference data

- $V_{DRM} \leq 600$ V (BT1306-600D)
- $I_{TSM} \leq 8$ A
- $V_{DRM} \leq 400$ V (BT1306-400D)
- $I_{T(RMS)} \leq 0.6$ A.

2. Pinning information

Table 1. Pinning - SOT54 (TO-92), simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1	main terminal 2		
2	gate		
3	main terminal 1		

SOT54 (TO-92)



3. Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
BT1306-600D	TO-92	Plastic single-ended leaded (through hole) package; 3 leads	SOT54
BT1306-400D	TO-92	Plastic single-ended leaded (through hole) package; 3 leads	SOT54

4. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage				
	BT1306-600D	$25^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$	-	600	V
	BT1306-400D		-	400	V
$I_{T(RMS)}$	on-state current (RMS value)	full sine wave; $T_{\text{lead}} \leq 65^{\circ}\text{C}$; Figure 1 and 2	-	0.6	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_j = 25^{\circ}\text{C}$ prior to surge; Figure 3 and 4			
		$t = 20\text{ ms}$	-	8	A
		$t = 16.7\text{ ms}$	-	8.8	A
I^2t	I^2t for fusing	$t = 10\text{ ms}$	-	0.32	A^2s
dI_T/dt	repetitive rate of rise of on-state current after triggering	$I_{TM} = 1\text{ A}$; $I_G = 0.2\text{ A}$; $dI_G/dt = 0.2\text{ A}/\mu\text{s}$			
		$T2+ G+$	-	50	$\text{A}/\mu\text{s}$
		$T2+ G-$	-	50	$\text{A}/\mu\text{s}$
		$T2- G-$	-	50	$\text{A}/\mu\text{s}$
		$T2- G+$	-	10	$\text{A}/\mu\text{s}$
I_{GM}	gate current (peak value)	$t = 2\text{ }\mu\text{s}$ max	-	1	A
V_{GM}	gate voltage (peak value)		-	5	V
P_{GM}	gate power (peak value)		-	5	W
$P_{G(AV)}$	average gate power	$t = 2\text{ }\mu\text{s}$ max; $T_{\text{case}} \leq 80^{\circ}\text{C}$	-	0.1	W
T_{stg}	storage temperature		-40	+150	$^{\circ}\text{C}$
T_j	junction temperature		-40	+125	$^{\circ}\text{C}$




Fig 1. Maximum permissible on-state current (RMS value) as a function of lead temperature.






Fig 2. Maximum permissible repetitive on-state current (RMS value) as a function of surge duration for sinusoidal currents.
 $f = 50 \text{ Hz}$
 $T_{\text{lead}} \leq 65 \text{ }^{\circ}\text{C}$



$t_p \leq 20 \text{ ms}$
initial $T_j \leq 25 \text{ }^{\circ}\text{C}$

Fig 3. Maximum permissible non-repetitive peak on-state current as a function of pulse width for sinusoidal currents.



$n = \text{number of cycles}$
 $f = 50 \text{ Hz}$
initial $T_j \leq 25 \text{ }^{\circ}\text{C}$

Fig 4. Maximum permissible non-repetitive peak on-state current as a function of number of cycles for sinusoidal currents; typical values.

5. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j\text{-}lead)}$	thermal resistance from junction to lead	full cycle	-	-	60	K/W
		half cycle			80	
$R_{th(j\text{-}a)}$	thermal resistance from junction to ambient	mounted on a printed-circuit board; lead length = 4 mm; Figure 5	-	150	-	K/W

5.1 Transient thermal impedance





Fig 5. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values.

6. Characteristics


Table 5. Characteristics $T_j = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
I_{GT}	gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$; Figure 8				
		T2+ G+	-	1	5	mA
		T2+ G-	-	2	5	mA
		T2- G-	-	2	5	mA
		T2- G+	-	4	7	mA
I_L	latching current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$; Figure 9				
		T2+ G+	-	1	10	mA
		T2+ G-	-	5	10	mA
		T2- G-	-	1	10	mA
		T2- G+	-	2	10	mA
I_H	holding current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$; Figure 10	-	1	10	mA
V_T	on-state voltage	$I_T = 0.85 \text{ A}$; Figure 11	-	1.4	1.9	V
V_{GT}	gate trigger voltage	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$; Figure 7	-	0.9	2	V
		$V_D = V_{DRM}; I_T = 0.1 \text{ A}; T_j = 110^\circ\text{C}$	0.1	0.7	-	V
I_D	off-state leakage current	$V_D = V_{DRM(\max)}; T_j = 110^\circ\text{C}$	-	3	100	μA
Dynamic characteristics						
dV_D/dt	critical rate of rise of off-state voltage	$V_D = 67\% \text{ of } V_{DM(\max)}; T_{case} = 110^\circ\text{C}$; exponential waveform; gate open circuit; Figure 12	30	45	-	$\text{V}/\mu\text{s}$
dV_{com}/dt	critical rate of rise of commutation voltage	$V_D = \text{rated } V_{DM}; T_{case} = 50^\circ\text{C}; I_{TM} = 0.84 \text{ A}$; commutating $dl/dt = 0.3 \text{ A/ms}$	-	5	-	$\text{V}/\mu\text{s}$
t_{gt}	gate controlled turn-on time	$I_{TM} = 1.0 \text{ A}; V_D = V_{DRM(\max)}; I_G = 25 \text{ mA}; dl_G/dt = 5 \text{ A}/\mu\text{s}$	-	2	-	μs




α = conduction angle

Fig 6. On-state dissipation as a function of on-state current (RMS value); maximum values.




$$a = \frac{V_{GT(T_j)}}{V_{GT(25^\circ C)}}$$

Fig 7. Normalized gate trigger voltage as a function of junction temperature; typical values.




$$a = \frac{I_{GT(T_j)}}{I_{GT(25^\circ C)}}$$

Fig 8. Normalized gate trigger current as a function of junction temperature; typical values.



$$a = \frac{I_L(T_j)}{I_L(25^\circ C)}$$

Fig 9. Normalized latching current as a function of junction temperature; typical values.



$$a = \frac{I_{H(T_j)}}{I_{H(25^\circ C)}}$$

Fig 10. Normalized holding current as a function of junction temperature; typical values.




Fig 11. On-state current as a function of on-state voltage; typical and maximum values.





Fig 12. Critical rate of rise of off-state voltage as a function of junction temperature; typical values.

7. Package outline

Plastic single-ended leaded (through hole) package; 3 leads

SOT54



DIMENSIONS (mm are the original dimensions)

UNIT	A	b	b_1	c	D	d	E	e	e_1	L	$L_1^{(1)}$ max.
mm	5.2 5.0	0.48 0.40	0.66 0.55	0.45 0.38	4.8 4.4	1.7 1.4	4.2 3.6	2.54	1.27	14.5 12.7	2.5

Note

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT54		TO-92	SC-43A			-04-06-28- 04-11-16

Fig 13. SOT54 (TO-92).

8. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
BT1306_XXXD_SER v.2	20110914	Product data sheet	-	BT1306_XXXD_SER v.1 (9397 750 12593)	
Modifications:		<ul style="list-style-type: none">The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.Legal texts have been adapted to the new company name where appropriate.Package outline drawings have been updated to the latest version.			
BT1306_XXXD_SER v.1 (9397 750 12593)	20040219	Product data	-	-	

9. Legal information

9.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

10. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	1
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
5.1	Transient thermal impedance	4
6	Characteristics	5
7	Package outline	8
8	Revision history	9
9	Legal information	10
9.1	Data sheet status	10
9.2	Definitions	10
9.3	Disclaimers	10
9.4	Trademarks	11
10	Contact information	11
11	Contents	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 14 September 2011

Document identifier: BT1306_XXXD_SER