



---

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

## 16-bit Microcontroller

CMOS

# F<sup>2</sup>MC-16LX MB90920 Series

**MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/  
MB90F924NC/F924NCS/V920-101/V920-102**

### ■ DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F<sup>2</sup>MC-8L and F<sup>2</sup>MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note : F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### ■ FEATURES

- Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).

Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed.

- 16-bit input capture (8 channels)

Detects rising, falling, or both edges.

16-bit capture register × 8

The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "**Customer Design Review Supplement**" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

<http://edevice.fujitsu.com/micom/en-support/>

# MB90920 Series

(Continued)


- 16-bit reload timer (4 channels)
  - 16-bit reload timer operation (select toggle output or one-shot output)
  - Selectable event count function
- Real time watch timer (main clock)
  - Operates directly from oscillator clock.
  - Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
  - Output pins (3 channels), external trigger input pin (1 channel)
  - Operation clock frequencies :  $f_{CP}$ ,  $f_{CP}/2^2$ ,  $f_{CP}/2^4$ ,  $f_{CP}/2^6$
- Delay interrupt
  - Generates interrupt for task switching.
  - Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
  - 8-channel independent operation
  - Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.
- 8/10-bit A/D converter (8 channels)
  - Conversion time : 3  $\mu$ s (at  $f_{CP} = 32$  MHz)
  - External trigger activation available (P50/INT0/ADTG)
  - Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
  - Equipped with full duplex double buffer
  - Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
  - Conforms to CAN specifications version 2.0 Part A and B.
  - Automatic resend in case of error.
  - Automatic transfer in response to remote frame.
  - 16 prioritized message buffers for data and ID
  - Multiple message support
  - Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
  - Supports up to 1 Mbps
  - CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
  - Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
  - Automatic reset when low voltage is detected
  - Program looping detection function
- Stepping motor controller (4 channels)
  - High current output for each channel  $\times$  4
  - Synchronized 8/10-bit PWM for each channel  $\times$  2
- Sound generator (2 channels)
  - 8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
  - PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at  $f_{CP} = 32$  MHz)
  - Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
  - General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
  - Automotive/CMOS-Schmitt
- Flash memory security function
  - Protects the contents of Flash memory (Flash memory product only)

## ■ PRODUCT LINEUP

Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102		
Type	Flash memory product						MASK ROM product	Evaluation product			
CPU	F <sup>2</sup> MC-16LX CPU										
System clock	PLL clock multiplier circuit (×1, ×2, ×3, ×4, ×8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock ×8)										
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes		
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External			
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes			
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
LCD controller	32 segment × 4 common										
LIN-UART	UART (LIN/SCI) 4 channels										
CAN interface	4 channels										
16-bit input capture	8 channels										
16-bit reload timer	4 channels										
16-bit free-run timer	1 channel										
Real time watch timer	1 channel										
16-bit PPG timer	6 channels										
External interrupt	8 channels										
8/10-bit A/D converter	8 channels										
Low-voltage/ CPU operating detection reset	Yes							No			
Stepping motor controller	4 channels										
Sound generator	2 channels										
Flash memory security	Yes						—				
Operating voltage	4.0 V to 5.5 V							4.5 V to 5.5 V			
Package	LQFP-120							PGA-299			

# MB90920 Series

## ■ PIN ASSIGNMENT



## ■ PIN DESCRIPTIONS

Pin no.	Pin name	I/O circuit type <sup>*1</sup>	Function
108	X0	A	High-speed oscillation input pin
107	X1		High-speed oscillation output pin
13	X0A	B	Low-speed oscillation input pin
	P92	I	General-purpose I/O port
14	X1A	B	Low-speed oscillation output pin
	P93	I	General-purpose I/O port
90	RST	C	Reset input pin
93	P00	F	General-purpose I/O port
	SEG24		LCD controller/driver segment output pin
94	P01	F	General-purpose I/O port
	SEG25		LCD controller/driver segment output pin
95	P02	F	General-purpose I/O port
	SEG26		LCD controller/driver segment output pin
96	P03	F	General-purpose I/O port
	SEG27		LCD controller/driver segment output pin
97	P04	F	General-purpose I/O port
	SEG28		LCD controller/driver segment output pin
98	P05	F	General-purpose I/O port
	SEG29		LCD controller/driver segment output pin
99	P06	F	General-purpose I/O port
	SEG30		LCD controller/driver segment output pin
100	P07	F	General-purpose I/O port
	SEG31		LCD controller/driver segment output pin
101	P10	I	General-purpose I/O port
	PPG2		16-bit PPG ch.2 output pin
	IN5		Input capture ch.5 trigger input pin
102	P11	I	General-purpose I/O port
	TOT0		16-bit reload timer ch.0 TOT output pin
	PPG3		16-bit PPG ch.3 output pin
	IN4		Input capture ch.4 trigger input pin
103	P12	I	General-purpose I/O port
	TIN0		16-bit reload timer ch.0 TIN input pin
	PPG4		16-bit PPG ch.4 output pin

(Continued)

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin

(Continued)

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
7	P36	F	General-purpose I/O port
	SEG12		LCD controller/driver segment output pin
8	P37	F	General-purpose I/O port
	SEG13		LCD controller/driver segment output pin
9	P40	F	General-purpose I/O port
	SEG14		LCD controller/driver segment output pin
10	P41	F	General-purpose I/O port
	SEG15		LCD controller/driver segment output pin
11	P42	F	General-purpose I/O port
	SEG16		LCD controller/driver segment output pin
12	P43	F	General-purpose I/O port
	SEG17		LCD controller/driver segment output pin
18	P44	F	General-purpose I/O port
	SEG18		LCD controller/driver segment output pin
19	P45	F	General-purpose I/O port
	SEG19		LCD controller/driver segment output pin
20	P46	F	General-purpose I/O port
	SEG20		LCD controller/driver segment output pin
21	P47	F	General-purpose I/O port
	SEG21		LCD controller/driver segment output pin
37	P50	I	General-purpose I/O port
	INT0		INT0 external interrupt input pin
	ADTG		A/D converter external trigger input pin
58	P51	I	General-purpose I/O port
	INT1		INT1 external interrupt input pin
	RX1		CAN interface 1 RX input pin
	RX3		CAN interface 3 RX input pin
59	P52	I	General-purpose I/O port
	TX1		CAN interface 1 TX output pin
	TX3		CAN interface 3 TX output pin
60	P53	I	General-purpose I/O port
	INT3		INT3 external interrupt input pin

(Continued)

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
61	P54	I	General-purpose I/O port
	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
63	P55	I	General-purpose I/O port
	RX0		CAN interface 0 RX input pin
	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
91	P56	I	General-purpose I/O port
	SGO0		Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
92	P57	I	General-purpose I/O port
	SGA0		Sound generator ch.0 SGA output pin
39	P60	H	General-purpose I/O port
	AN0		A/D converter input pin
40	P61	H	General-purpose I/O port
	AN1		A/D converter input pin
41	P62	H	General-purpose I/O port
	AN2		A/D converter input pin
42	P63	H	General-purpose I/O port
	AN3		A/D converter input pin
43	P64	H	General-purpose I/O port
	AN4		A/D converter input pin
44	P65	H	General-purpose I/O port
	AN5		A/D converter input pin
45	P66	H	General-purpose I/O port
	AN6		A/D converter input pin
46	P67	H	General-purpose I/O port
	AN7		A/D converter input pin
67	P70	L	General-purpose output-only port
	PWM1P0		Stepping motor controller ch.0 output pin
68	P71	L	General-purpose output-only port
	PWM1M0		Stepping motor controller ch.0 output pin
69	P72	L	General-purpose output-only port
	PWM2P0		Stepping motor controller ch.0 output pin

(Continued)

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
70	P73	L	General-purpose output-only port
	PWM2M0		Stepping motor controller ch.0 output pin
71	P74	L	General-purpose output-only port
	PWM1P1		Stepping motor controller ch.1 output pin
72	P75	L	General-purpose output-only port
	PWM1M1		Stepping motor controller ch.1 output pin
73	P76	L	General-purpose output-only port
	PWM2P1		Stepping motor controller ch.1 output pin
74	P77	L	General-purpose output-only port
	PWM2M1		Stepping motor controller ch.1 output pin
77	P80	L	General-purpose output-only port
	PWM1P2		Stepping motor controller ch.2 output pin
78	P81	L	General-purpose output-only port
	PWM1M2		Stepping motor controller ch.2 output pin
79	P82	L	General-purpose output-only port
	PWM2P2		Stepping motor controller ch.2 output pin
80	P83	L	General-purpose output-only port
	PWM2M2		Stepping motor controller ch.2 output pin
81	P84	L	General-purpose output-only port
	PWM1P3		Stepping motor controller ch.3 output pin
82	P85	L	General-purpose output-only port
	PWM1M3		Stepping motor controller ch.3 output pin
83	P86	L	General-purpose output-only port
	PWM2P3		Stepping motor controller ch.3 output pin
84	P87	L	General-purpose output-only port
	PWM2M3		Stepping motor controller ch.3 output pin
22	P90	F	General-purpose I/O port
	SEG22		LCD controller/driver segment output pin
23	P91	F	General-purpose I/O port
	SEG23		LCD controller/driver segment output pin
31	P94	G	General-purpose I/O port
	V0		LCD controller/driver reference power supply pin
32	P95	G	General-purpose I/O port
	V1		LCD controller/driver reference power supply pin

(Continued)

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
33	P96	G	General-purpose I/O port
	V2		LCD controller/driver reference power supply pin
34	V3	—	LCD controller/driver reference power supply pin
48	PC0	J	General-purpose I/O port
	SIN0		UART ch.0 serial data input pin
	INT4		INT4 external interrupt input pin
49	PC1	I	General-purpose I/O port
	SOT0		UART ch.0 serial data output pin
	INT5		INT5 external interrupt input pin
	IN3		Input capture ch.3 trigger input pin
50	PC2	I	General-purpose I/O port
	SCK0		UART ch.0 serial clock I/O pin
	INT6		INT6 external interrupt input pin
	IN2		Input capture ch.2 trigger input pin
51	PC3	J	General-purpose I/O port
	SIN1		UART ch.1 serial data input pin
	INT7		INT7 external interrupt input pin
52	PC4	I	General-purpose I/O port
	SOT1		UART ch.1 serial data output pin
53	PC5	I	General-purpose I/O port
	SCK1		UART ch.1 serial clock I/O pin
	TRG		16-bit PPG ch.0 to ch.5 external trigger input pin
54	PC6	I	General-purpose I/O port
	PPG0		16-bit PPG ch.0 output pin
	TOT1		16-bit reload timer ch.1 TOT output pin
	IN7		Input capture ch.7 trigger input pin
55	PC7	I	General-purpose I/O port
	PPG1		16-bit PPG ch.1 output pin
	TIN1		16-bit reload timer ch.1 TIN input pin
	IN6		Input capture ch.6 trigger input pin
24	PD0	J	General-purpose I/O port
	SIN2		UART ch.2 serial data input pin
25	PD1	I	General-purpose I/O port
	SOT2		UART ch.2 serial data output pin

(Continued)

(Continued)




Pin no.	Pin name	I/O circuit type*1	Function
26	PD2	I	General-purpose I/O port
	SCK2		UART ch.2 serial clock I/O pin
27	PD3	J	General-purpose I/O port
	SIN3		UART ch.3 serial data input pin
28	PD4	I	General-purpose I/O port
	SOT3		UART ch.3 serial data output pin
29	PD5	I	General-purpose I/O port
	SCK3		UART ch.3 serial clock I/O pin
30	PD6	I	General-purpose I/O port
	TOT2		16-bit reload timer ch.2 TOT output pin
56	PE0	I	General-purpose I/O port
	TOT3		16-bit reload timer ch.3 TOT output pin
57	PE1	I	General-purpose I/O port
	TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2	I	General-purpose I/O port
	SGO1		Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	—	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	—	Power supply GND pins dedicated for high current output buffer
35	AVCC	—	A/D converter dedicated power supply input pin
38	AVSS	—	A/D converter dedicated power supply GND pin
36	AVRH	—	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E <sup>2</sup>	Mode setting input pin. Connect to VSS pin.
17	C	—	External capacitor pin. Connect a 0.1 µF capacitor between this pin and the VSS pin.
15, 105	VCC	—	Power supply input pins
16, 47, 106	VSS	—	GND power supply pins

\*1 : For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".




\*2 : The I/O circuit type is D for Flash memory products and E for evaluation products.

# MB90920 Series

## ■ I/O CIRCUIT TYPE




Type	Circuit	Remarks
A	 <p>Standby control signal</p>	Oscillation circuit High-speed oscillation feedback resistance : approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
B	 <p>Standby control signal</p>	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
C	 <p>Pull-up resistor</p> <p>CMOS hysteresis input</p>	Input-only pin (with pull-up resistance) <ul style="list-style-type: none"> <li>Attached pull-up resistor : approx. 50 kΩ</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> </ul>
D	 <p>CMOS hysteresis input</p>	Input-only pin <ul style="list-style-type: none"> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> </ul> <p>Note: The MD2 pin of the Flash memory products uses this circuit type.</p>

(Continued)

Type	Circuit	Remarks
E	 <p>Pull-down resistor</p>	<p>Input-only pin (with pull-down resistance)</p> <ul style="list-style-type: none"> <li>Attached pull-down resistance: approx. 50 kΩ</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}</math>)</li> </ul> <p>Note: The MD2 pin of the evaluation products uses this circuit type.</p>
F		<p>LCD output common general-purpose port</p> <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}</math>)</li> </ul>
G		<p>LCDC reference power supply common general-purpose port</p> <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}</math>)</li> </ul>

(Continued)

# MB90920 Series

Type	Circuit	Remarks
H	 <p>Pout Nout Analog input CMOS hysteresis input Standby control signal or analog input enable signal Automotive input Standby control signal or analog input enable signal</p>	A/D converter input common general-purpose port <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}</math>)</li> </ul>
I	 <p>Pout Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal</p>	General-purpose port <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}</math>)</li> </ul>
J	 <p>Pout Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal CMOS input (SIN) Standby control signal</p>	General-purpose port (serial input) <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}</math>)</li> <li>CMOS input (SIN) (<math>V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}</math>)</li> </ul>





(Continued)

Type	Circuit	Remarks
K	<p>Pout Nout Analog output CMOS hysteresis input Standby control signal or analog input enable signal Automotive input Standby control signal or analog input enable signal CMOS input (SIN) Standby control signal or analog input enable signal</p>	A/D converter input common general-purpose port (serial input) <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}</math>)</li> <li>CMOS input (SIN) (<math>V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}</math>)</li> </ul>
L	<p>Pout High current Nout</p>	High current output port (SMC pin) CMOS output ( $I_{OH}/I_{OL} = \pm 30 \text{ mA}$ )
M	<p>Pout Nout LCDC output CMOS hysteresis input Standby control signal or LCDC output switching signal Automotive input Standby control signal or LCDC output switching signal CMOS input (SIN) Standby control signal or LCDC output switching signal</p>	LCDC output common general-purpose port (serial input) <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}</math>)</li> <li>CMOS input (SIN) (<math>V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}</math>)</li> </ul>

(Continued)

# MB90920 Series

(Continued)

Type	Circuit	Remarks
N	Evaluation product  Flash memory product 	N-ch open-drain pin $I_{OL} = 4 \text{ mA}$
O		Input-only pin Automotive input $(V_{IH}/V_{IL} = 0.8 V_{cc}/0.5 V_{cc})$
P		LCD output pin (COM pin)

## ■ HANDLING DEVICES

- Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than  $V_{CC}$  or lower than  $V_{SS}$  are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between  $V_{CC}$  and  $V_{SS}$  pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply ( $AV_{CC}$ ,  $AV_{RH}$ ), the analog input voltages and the power supply voltage for the high current output buffer pins ( $DV_{CC}$ ) in excess of the digital power supply voltage ( $V_{CC}$ ).

Once the digital power supply voltage ( $V_{CC}$ ) has been disconnected, the analog power supply ( $AV_{CC}$ ,  $AV_{RH}$ ) and the power supply voltage for the high current output buffer pins ( $DV_{CC}$ ) may be turned on in any sequence.

- Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the  $V_{CC}$  power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard  $V_{CC}$  value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

- Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50  $\mu$ s.

- Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k $\Omega$ .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k $\Omega$  or more.

- Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as  $AV_{CC} = V_{CC}$ , and  $AV_{SS} = AV_{RH} = V_{SS}$ .

- Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



Sample external clock connection

# MB90920 Series

- **Notes on operating in PLL clock mode**

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

- **Crystal oscillator circuit**


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

- **Power supply pins**

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



Power supply input pins (Vcc/Vss)

In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0  $\mu$ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

- **Sequence for connecting the A/D converter power supply and analog inputs**

The A/D converter power supply (AV<sub>cc</sub>, AVR<sub>H</sub>) and analog inputs (AN0 to AN7) must be applied after the digital power supply (V<sub>cc</sub>) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (V<sub>cc</sub>). Ensure that AVR<sub>H</sub> does not exceed AV<sub>cc</sub> during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AV<sub>cc</sub> (turning on/off the analog and digital power supplies simultaneously is acceptable).

- **Handling the power supply for high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>)**

- **Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/F924NC/F924NCS)**

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> can therefore be set to a higher voltage than V<sub>cc</sub>.

If the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is supplied before the digital power supply (V<sub>cc</sub>), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (V<sub>cc</sub>) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>).

- **Evaluation product (MB90V920-101/MB90V920-102)**

In the evaluation products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is not isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> must therefore be set to a lower voltage than V<sub>cc</sub>. The power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) must always be applied after the digital power supply (V<sub>cc</sub>) has been connected, and disconnected before the digital power supply (V<sub>cc</sub>) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>).

- **Pull-up/pull-down resistors**

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

- **Precautions when not using a sub clock signal**

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

- **Notes on operating when the external clock is stopped**

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

- **Flash memory security function**

A security bit is located within the Flash memory region. The security function is activated by writing the protection code 01<sub>H</sub> to the security bit.

Do not write the value 01<sub>H</sub> to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	<b>Flash memory size</b>	<b>Address for security bit</b>
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	F00001 <sub>H</sub>
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001 <sub>H</sub>
MB90F924NCS	Built-in 4 Mbits Flash Memory	F80001 <sub>H</sub>

# MB90920 Series

- **Serial communication**


In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

- **Characteristic difference between flash device and MASK ROM device**

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.


Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

## ■ BLOCK DIAGRAM



# MB90920 Series

## ■ MEMORY MAP



Note: To select models without the ROM mirror function, refer to the “ROM Mirror Function Selection Module” in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the “far” modifier with the pointers. For example, when an access is made to the address 00C000<sub>H</sub>, the actual address to be accessed is FFC000<sub>H</sub> in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000<sub>H</sub> to FFFFFFFH appears in the image from 008000<sub>H</sub> to 00FFFF<sub>H</sub>, it is recommended that ROM data tables be stored in the area from FF8000<sub>H</sub> to FFFFFFFH.

## ■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000H	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX <sub>B</sub>
000001H	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX <sub>B</sub>
000002H	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003H	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX <sub>B</sub>
000004H	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
000005H	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006H	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
000007H	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX <sub>B</sub>
000008H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
000009H	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX <sub>B</sub>
00000AH, 00000BH			(Disabled)		
00000CH	Port C data register	PDRC	R/W	Port C	XXXXXXXX <sub>B</sub>
00000DH	Port D data register	PDRD	R/W	Port D	XXXXXXXX <sub>B</sub>
00000EH	Port E data register	PDRE	R/W	Port E	XXXXXXXX <sub>B</sub>
00000FH			(Disabled)		
000010H	Port 0 direction register	DDR0	R/W	Port 0	00000000 <sub>B</sub>
000011H	Port 1 direction register	DDR1	R/W	Port 1	XX000000 <sub>B</sub>
000012H	Port 2 direction register	DDR2	R/W	Port 2	000000XX <sub>B</sub>
000013H	Port 3 direction register	DDR3	R/W	Port 3	00000000 <sub>B</sub>
000014H	Port 4 direction register	DDR4	R/W	Port 4	00000000 <sub>B</sub>
000015H	Port 5 direction register	DDR5	R/W	Port 5	00000000 <sub>B</sub>
000016H	Port 6 direction register	DDR6	R/W	Port 6	00000000 <sub>B</sub>
000017H	Port 7 direction register	DDR7	R/W	Port 7	00000000 <sub>B</sub>
000018H	Port 8 direction register	DDR8	R/W	Port 8	00000000 <sub>B</sub>
000019H	Port 9 direction register	DDR9	R/W	Port 9	X0000000 <sub>B</sub>
00001AH	Analog input enable	ADER6	R/W	Port 6, A/D	11111111 <sub>B</sub>
00001BH			(Disabled)		
00001CH	Port C direction register	DDRC	R/W	Port C	00000000 <sub>B</sub>
00001DH	Port D direction register	DDRD	R/W	Port D	X0000000 <sub>B</sub>
00001EH	Port E direction register	DDRE	R/W	Port E	XXXXXX00 <sub>B</sub>
00001FH			(Disabled)		
000020H	Lower A/D control status register	ADCS0	R/W	A/D converter	000XXXX0 <sub>B</sub>
000021H	Higher A/D control status register	ADCS1	R/W		0000000X <sub>B</sub>
000022H	Lower A/D control status register	ADCR0	R		00000000 <sub>B</sub>
000023H	Higher A/D data register	ADCR1	R		XXXXXX00 <sub>B</sub>

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000024H	Compare clear register	CPCLR	R/W	16-bit free-run timer	XXXXXXXXB	
000025H			R/W		XXXXXXXXB	
000026H	Timer data register	TCDT	R/W	16-bit free-run timer	00000000B	
000027H			R/W		00000000B	
000028H	Lower timer control status register	TCCSL	R/W		00000000B	
000029H	Higher timer control status register	TCCSH	R/W		01-00000B	
00002AH	Lower PPG0 control status register	PCNTL0	R/W	16-bit PPG0	00000000B	
00002BH	Higher PPG0 control status register	PCNTH0	R/W		00000001B	
00002CH	Lower PPG1 control status register	PCNTL1	R/W	16-bit PPG1	00000000B	
00002DH	Higher PPG1 control status register	PCNTH1	R/W		00000001B	
00002EH	Lower PPG2 control status register	PCNTL2	R/W	16-bit PPG2	00000000B	
00002FH	Higher PPG2 control status register	PCNTH2	R/W		00000001B	
000030H	External interrupt enable	ENIR	R/W	External interrupt	00000000B	
000031H	External interrupt request	EIRR	R/W		00000000B	
000032H	Lower external interrupt level	ELVRL	R/W		00000000B	
000033H	Higher external interrupt level	ELVRH	R/W		00000000B	
000034H	Serial mode register 0	SMR0	R/W, W	UART (LIN/SCI) 0	00000000B	
000035H	Serial control register 0	SCR0	R/W, W		00000000B	
000036H	Reception/transmission data register 1	RDR0/ TDR0	R/W		00000000B	
000037H	Serial status register 0	SSR0	R/W, R		00001000B	
000038H	Extended communication control register 0	ECCR0	R/W, R		000000XXB	
000039H	Extended status control register 0	ESCR0	R/W		00000100B	
00003AH	Baud rate generator register 00	BGR00	R/W		00000000B	
00003BH	Baud rate generator register 01	BGR01	R/W, R		00000000B	
00003CH to 00003FH	(Disabled)					
000040H to 00004FH	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"					
000050H	Lower timer control status register 0	TMCSR0L	R/W	16-bit reload timer 0	00000000B	
000051H	Higher timer control status register 0	TMCSR0H	R/W		XXX10000B	
000052H	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXXB	
000053H					XXXXXXXXB	

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000054H	Lower timer control status register 1	TMCSR1L	R/W	16-bit reload timer 1	00000000B	
000055H	Higher timer control status register 1	TMCSR1H	R/W		XXX10000B	
000056H	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXXXX <sub>B</sub>	
000057H					XXXXXXXXX <sub>B</sub>	
000058H	LCD output control register 1	LOCR1	R/W	LCDC	11111111B	
000059H	LCD output control register 2	LOCR2	R/W		00000000B	
00005AH	Lower sound control register 0	SGCRL0	R/W	Sound generator 0	00000000B	
00005BH	Higher sound control register 0	SGCRH0	R/W		0XXXX100B	
00005CH	Frequency data register 0	SGFR0	R/W		XXXXXXXXX <sub>B</sub>	
00005DH	Amplitude data register 0	SGAR0	R/W		00000000B	
00005EH	Decrement grade register 0	SGDR0	R/W		XXXXXXXXX <sub>B</sub>	
00005FH	Tone count register 0	SGTR0	R/W		XXXXXXXXX <sub>B</sub>	
000060H	Input capture register 0	IPCP0	R	Input capture 0/1	XXXXXXXXX <sub>B</sub>	
000061H					XXXXXXXXX <sub>B</sub>	
000062H	Input capture register 1	IPCP1	R		XXXXXXXXX <sub>B</sub>	
000063H					XXXXXXXXX <sub>B</sub>	
000064H	Input capture register 2	IPCP2	R	Input capture 2/3	XXXXXXXXX <sub>B</sub>	
000065H					XXXXXXXXX <sub>B</sub>	
000066H	Input capture register 3	IPCP3	R		XXXXXXXXX <sub>B</sub>	
000067H					XXXXXXXXX <sub>B</sub>	
000068H	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	00000000B	
000069H	Input capture edge register 0/1	ICE01	R/W		XXX0X0XX <sub>B</sub>	
00006AH	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	00000000B	
00006BH	Input capture edge register 2/3	ICE23	R/W		XXXXXXXXX <sub>B</sub>	
00006CH	Lower LCD control register	LCRL	R/W	LCD controller/ driver	00010000B	
00006DH	Higher LCD control register	LCRH	R/W		00000000B	
00006EH	Low voltage/CPU operation detection reset control register	LVRC	R/W	Low voltage/CPU operation detection reset	00111000B	
00006FH	ROM mirror	ROMM	W	ROM mirror	XXXXXXXXX1B	
000070H to 00007FH	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"					
000080H	PWM control register 0	PWC0	R/W	Stepping motor controller 0	000000X0B	
000081H	(Disabled)					
000082H	PWM control register 1	PWC1	R/W	Stepping motor controller 1	000000X0B	

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 <sub>H</sub>	(Disabled)				
000084 <sub>H</sub>	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 <sub>B</sub>
000085 <sub>H</sub>	(Disabled)				
000086 <sub>H</sub>	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 <sub>B</sub>
000087 <sub>H</sub>	(Disabled)				
000088 <sub>H</sub>	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 <sub>B</sub>
000089 <sub>H</sub>	(Disabled)				
00008A <sub>H</sub>	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 <sub>B</sub>
00008B <sub>H</sub>	A/D setting register 1	ADSR1	R/W		00000000 <sub>B</sub>
00008C <sub>H</sub>	Port input level select 0	PIL0	R/W	Port input level select	00000000 <sub>B</sub>
00008D <sub>H</sub>	Port input level select 1	PIL1	R/W		XXXX0000 <sub>B</sub>
00008E <sub>H</sub>	Port input level select 2	PIL2	R/W		XXXX0000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>	(Disabled)				
00009E <sub>H</sub>	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock select register	CKSCR	R/W, R		11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	(Disabled)				
0000A8 <sub>H</sub>	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	(Disabled)				
0000AE <sub>H</sub>	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	(Disabled)				

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000B0H	Interrupt control register 00	ICR00	R/W	Interrupt controller	00000111B
0000B1H	Interrupt control register 01	ICR01	R/W		00000111B
0000B2H	Interrupt control register 02	ICR02	R/W		00000111B
0000B3H	Interrupt control register 03	ICR03	R/W		00000111B
0000B4H	Interrupt control register 04	ICR04	R/W		00000111B
0000B5H	Interrupt control register 05	ICR05	R/W		00000111B
0000B6H	Interrupt control register 06	ICR06	R/W		00000111B
0000B7H	Interrupt control register 07	ICR07	R/W		00000111B
0000B8H	Interrupt control register 08	ICR08	R/W		00000111B
0000B9H	Interrupt control register 09	ICR09	R/W		00000111B
0000BAH	Interrupt control register 10	ICR10	R/W		00000111B
0000BBH	Interrupt control register 11	ICR11	R/W		00000111B
0000BCH	Interrupt control register 12	ICR12	R/W		00000111B
0000BDH	Interrupt control register 13	ICR13	R/W		00000111B
0000BEH	Interrupt control register 14	ICR14	R/W		00000111B
0000BFH	Interrupt control register 15	ICR15	R/W		00000111B
0000C0H to 0000C3H	(Disabled)				
0000C4H	Serial mode register 1	SMR1	R/W, W	UART (LIN/SCI) 1	00000000B
0000C5H	Serial control register 1	SCR1	R/W, W		00000000B
0000C6H	Reception/transmission data register 1	RDR1/ TDR1	R/W		00000000B
0000C7H	Serial status register 1	SSR1	R/W, R		00001000B
0000C8H	Extended communication control register 1	ECCR1	R/W, R		000000XXB
0000C9H	Extended status control register 1	ESCR1	R/W		00000100B
0000CAH	Baud rate generator register 10	BGR10	R/W		00000000B
0000CBH	Baud rate generator register 11	BGR11	R/W, R		00000000B
0000CCH	Lower watch timer control register	WTCRL	R/W	Real-time watch timer	000XXXXX0B
0000CDH	Middle watch timer control register	WTCRM	R/W		00000000B
0000CEH	Higher watch timer control register	WTCRH	R/W		XXXXXXX00B
0000CFH	Sub clock control register	PSCCR	W	Sub clock	XXXX0000B
0000D0H	Input capture control status 4/5	ICS45	R/W	Input capture 4/5	00000000B
0000D1H	Input capture edge register 4/5	ICE45	R/W, R		XXXXXXXXB
0000D2H	Input capture control status 6/7	ICS67	R/W	Input capture 6/7	00000000B
0000D3H	Input capture edge register 6/7	ICE67	R/W, R		XXX0X0XXB

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000D4H	Lower timer control status register 2	TMCSR2L	R/W	16-bit reload timer 2	00000000 <sub>B</sub>
0000D5H	Higher timer control status register 2	TMCSR2H	R/W		XXX10000 <sub>B</sub>
0000D6H	Lower timer control status register 3	TMCSR3L	R/W	16-bit reload timer 3	00000000 <sub>B</sub>
0000D7H	Higher timer control status register 3	TMCSR3H	R/W		XXX10000 <sub>B</sub>
0000D8H	Lower sound control register 1	SGCRL1	R/W	Sound generator 1	00000000 <sub>B</sub>
0000D9H	Higher sound control register 1	SGCRH1	R/W		0XXXX100 <sub>B</sub>
0000DAH	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	00000000 <sub>B</sub>
0000DBH	Higher PPG3 control status register	PCNTH3	R/W		00000001 <sub>B</sub>
0000DCH	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	00000000 <sub>B</sub>
0000DDH	Higher PPG4 control status register	PCNTH4	R/W		00000001 <sub>B</sub>
0000DEH	Lower PPG5 control status register	PCNTL5	R/W	16-bit PPG5	00000000 <sub>B</sub>
0000DFH	Higher PPG5 control status register	PCNTH5	R/W		00000001 <sub>B</sub>
0000E0H	Serial mode register 2	SMR2	R/W, W	UART (LIN/SCI) 2	00000000 <sub>B</sub>
0000E1H	Serial control register 2	SCR2	R/W, W		00000000 <sub>B</sub>
0000E2H	Reception/transmission data register 2	RDR2/ TDR2	R/W		00000000 <sub>B</sub>
0000E3H	Serial status register 2	SSR2	R/W, R		00001000 <sub>B</sub>
0000E4H	Extended communication control register 2	ECCR2	R/W, R		000000XX <sub>B</sub>
0000E5H	Extended status control register 2	ESCR2	R/W		00000100 <sub>B</sub>
0000E6H	Baud rate generator register 20	BGR20	R/W		00000000 <sub>B</sub>
0000E7H	Baud rate generator register 21	BGR21	R/W, R		00000000 <sub>B</sub>
0000E8H	Serial mode register 3	SMR3	R/W, W	UART (LIN/SCI) 3	00000000 <sub>B</sub>
0000E9H	Serial control register 3	SCR3	R/W, W		00000000 <sub>B</sub>
0000EAH	Reception/transmission data register 3	RDR3/ TDR3	R/W		00000000 <sub>B</sub>
0000EBH	Serial status register 3	SSR3	R/W, R		00001000 <sub>B</sub>
0000ECH	Extended communication control register 3	ECCR3	R/W, R		000000XX <sub>B</sub>
0000EDH	Extended status control register 3	ESCR3	R/W		00000100 <sub>B</sub>
0000EEH	Baud rate generator register 30	BGR30	R/W		00000000 <sub>B</sub>
0000EFH	Baud rate generator register 31	BGR31	R/W, R		00000000 <sub>B</sub>
001FF0H	Program address detection register 0	PADR0	R/W	Address match detection	XXXXXXXXXX <sub>B</sub>
001FF1H	Program address detection register 1	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
001FF2H	Program address detection register 2	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
001FF3H	Program address detection register 3	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
001FF4H	Program address detection register 4	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
001FF5H	Program address detection register 5	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value	
003700 <sub>H</sub> to 0037FF <sub>H</sub>	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"					
003800 <sub>H</sub> to 0038FF <sub>H</sub>	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"					
003900 <sub>H</sub> to 00391F <sub>H</sub>	(Disabled)					
003920 <sub>H</sub>	PPG0 down counter register	PDCR0	R	16-bit PPG0	11111111 <sub>B</sub>	
003921 <sub>H</sub>					11111111 <sub>B</sub>	
003922 <sub>H</sub>					11111111 <sub>B</sub>	
003923 <sub>H</sub>					11111111 <sub>B</sub>	
003924 <sub>H</sub>					00000000 <sub>B</sub>	
003925 <sub>H</sub>		PCSR0	W		00000000 <sub>B</sub>	
003926 <sub>H</sub>	PPG0 output division setting register		16-bit PPG0	11111100 <sub>B</sub>		
003927 <sub>H</sub>	(Disabled)					
003928 <sub>H</sub>	PPG1 down counter register	PDCR1	R	16-bit PPG1	11111111 <sub>B</sub>	
003929 <sub>H</sub>					11111111 <sub>B</sub>	
00392A <sub>H</sub>		PCSR1	W		11111111 <sub>B</sub>	
00392B <sub>H</sub>					11111111 <sub>B</sub>	
00392C <sub>H</sub>					00000000 <sub>B</sub>	
00392D <sub>H</sub>		PDUT1	W		00000000 <sub>B</sub>	
00392E <sub>H</sub>	PPG1 output division setting register				11111100 <sub>B</sub>	
00392F <sub>H</sub>	(Disabled)					
003930 <sub>H</sub>	PPG2 down counter register	PDCR2	R	16-bit PPG2	11111111 <sub>B</sub>	
003931 <sub>H</sub>					11111111 <sub>B</sub>	
003932 <sub>H</sub>		PCSR2	W		11111111 <sub>B</sub>	
003933 <sub>H</sub>					11111111 <sub>B</sub>	
003934 <sub>H</sub>					00000000 <sub>B</sub>	
003935 <sub>H</sub>		PDUT2	W		00000000 <sub>B</sub>	
003936 <sub>H</sub>	PPG2 output division setting register				11111100 <sub>B</sub>	
003937 <sub>H</sub> to 00393F <sub>H</sub>	(Disabled)					
003940 <sub>H</sub>	Input capture register 4	IPCP4	R	Input capture 4/5	XXXXXXXXX <sub>B</sub>	
003941 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
003942 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
003943 <sub>H</sub>	Input capture register 5				XXXXXXXXX <sub>B</sub>	

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
003944 <sub>H</sub>	Input capture register 6	IPCP6	R	Input capture 6/7	XXXXXXXX <sub>B</sub>	
003945 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003946 <sub>H</sub>	Input capture register 7	IPCP7	R		XXXXXXXX <sub>B</sub>	
003947 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003948 <sub>H</sub> to 00394F <sub>H</sub>				(Disabled)		
003950 <sub>H</sub>	Minute data register 2/Reload register 2	TMR2/ TMRLR2	R/W	16-bit reload timer 2	XXXXXXXX <sub>B</sub>	
003951 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003952 <sub>H</sub>	Minute data register 3/Reload register 3	TMR3/ TMRLR3	R/W	16-bit reload timer 3	XXXXXXXX <sub>B</sub>	
003953 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003954 <sub>H</sub> to 003957 <sub>H</sub>				(Disabled)		
003958 <sub>H</sub>	Sub second data register	WTBR	R/W	Real time watch timer	XXXXXXXX <sub>B</sub>	
003959 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00395A <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00395B <sub>H</sub>	Second data register	WTSR	R/W		XX000000 <sub>B</sub>	
00395C <sub>H</sub>	Minute data register	WTMR	R/W		XX000000 <sub>B</sub>	
00395D <sub>H</sub>	Hour data register	WTHR	R/W		XXX00000 <sub>B</sub>	
00395E <sub>H</sub>	Day data register	WTDR	R/W		00X00001 <sub>B</sub>	
00395F <sub>H</sub>				(Disabled)		
003960 <sub>H</sub>	LCD display RAM	VRAM	R/W	LCD controller/ driver	XXXXXXXX <sub>B</sub>	
003961 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003962 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003963 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003964 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003965 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003966 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003967 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003968 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003969 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00396A <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00396B <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00396C <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00396D <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00396E <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00396F <sub>H</sub>					XXXXXXXX <sub>B</sub>	

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
003970 <sub>H</sub> to 003973 <sub>H</sub>			(Disabled)			
003974 <sub>H</sub>	Frequency data register 1	SGFR1	R/W	Sound generator 1	XXXXXXXX <sub>B</sub>	
003975 <sub>H</sub>	Amplitude data register 1	SGAR1	R/W		00000000 <sub>B</sub>	
003976 <sub>H</sub>	Decrement grade register 1	SGDR1	R/W		XXXXXXXX <sub>B</sub>	
003977 <sub>H</sub>	Tone count register 1	SGTR1	R/W		XXXXXXXX <sub>B</sub>	
003978 <sub>H</sub> to 00397F <sub>H</sub>			(Disabled)			
003980 <sub>H</sub>	PWM1 compare register 0	PWC10	R/W	Stepping motor controller 0	XXXXXXXX <sub>B</sub>	
003981 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003982 <sub>H</sub>	PWM2 compare register 0	PWC20	R/W		XXXXXXXX <sub>B</sub>	
003983 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003984 <sub>H</sub>	PWM1 select register 0	PWS10	R/W		00000000 <sub>B</sub>	
003985 <sub>H</sub>	PWM2 select register 0	PWS20	R/W		X0000000 <sub>B</sub>	
003986 <sub>H</sub> , 003987 <sub>H</sub>			(Disabled)			
003988 <sub>H</sub>	PWM1 compare register 1	PWC11	R/W	Stepping motor controller 1	XXXXXXXX <sub>B</sub>	
003989 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00398A <sub>H</sub>	PWM2 compare register 1	PWC21	R/W		XXXXXXXX <sub>B</sub>	
00398B <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00398C <sub>H</sub>	PWM1 select register 1	PWS11	R/W		00000000 <sub>B</sub>	
00398D <sub>H</sub>	PWM2 select register 1	PWS21	R/W		X0000000 <sub>B</sub>	
00398E <sub>H</sub> , 00398F <sub>H</sub>			(Disabled)			
003990 <sub>H</sub>	PWM1 compare register 2	PWC12	R/W	Stepping motor controller 2	XXXXXXXX <sub>B</sub>	
003991 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003992 <sub>H</sub>	PWM2 compare register 2	PWC22	R/W		XXXXXXXX <sub>B</sub>	
003993 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003994 <sub>H</sub>	PWM1 select register 2	PWS12	R/W		00000000 <sub>B</sub>	
003995 <sub>H</sub>	PWM2 select register 2	PWS22	R/W		X0000000 <sub>B</sub>	
003996 <sub>H</sub> , 003997 <sub>H</sub>			(Disabled)			

(Continued)

# MB90920 Series

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value		
003998 <sub>H</sub>	PWM1 compare register 3 PWM2 compare register 3	PWC13 PWC23	R/W	Stepping motor controller 3	XXXXXXXX <sub>B</sub>		
003999 <sub>H</sub>					XXXXXXXX <sub>B</sub>		
00399A <sub>H</sub>					XXXXXXXX <sub>B</sub>		
00399B <sub>H</sub>					XXXXXXXX <sub>B</sub>		
00399C <sub>H</sub>	PWM1 select register 3	PWS13	R/W		00000000 <sub>B</sub>		
00399D <sub>H</sub>	PWM2 select register 3	PWS23	R/W		X0000000 <sub>B</sub>		
00399E <sub>H</sub> to 0039A5 <sub>H</sub>	(Disabled)						
0039A6 <sub>H</sub>	Flash write control register 0	FWR0	R/W	Flash I/F	00000000 <sub>B</sub>		
0039A7 <sub>H</sub>	Flash write control register 1	FWR1			00000000 <sub>B</sub>		
0039A8 <sub>H</sub> to 0039BF <sub>H</sub>	(Disabled)						
0039C0 <sub>H</sub> to 0039DF <sub>H</sub>	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"						
0039E0 <sub>H</sub> to 0039FF <sub>H</sub>	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"						
003A00 <sub>H</sub> to 003AFF <sub>H</sub>	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"						
003B00 <sub>H</sub> to 003BFF <sub>H</sub>	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"						
003C00 <sub>H</sub> to 003CFF <sub>H</sub>	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"						
003D00 <sub>H</sub> to 003DFF <sub>H</sub>	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"						
003E00 <sub>H</sub> to 003EFF <sub>H</sub>	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"						
003F00 <sub>H</sub> to 003FFF <sub>H</sub>	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"						

## ■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

**List of Control Registers(1)**

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00 <sub>H</sub>	003D00 <sub>H</sub>	003E00 <sub>H</sub>	003F00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 <sub>B</sub> 0---0-1 <sub>B</sub>
003C01 <sub>H</sub>	003D01 <sub>H</sub>	003E01 <sub>H</sub>	003F01 <sub>H</sub>				
003C02 <sub>H</sub>	003D02 <sub>H</sub>	003E02 <sub>H</sub>	003F02 <sub>H</sub>	Last event indicator register	LEIR	R/W	-----B 000-0000 <sub>B</sub>
003C03 <sub>H</sub>	003D03 <sub>H</sub>	003E03 <sub>H</sub>	003F03 <sub>H</sub>				
003C04 <sub>H</sub>	003D04 <sub>H</sub>	003E04 <sub>H</sub>	003F04 <sub>H</sub>	RX/TX error counter	RTEC	R	00000000 <sub>B</sub> 00000000 <sub>B</sub>
003C05 <sub>H</sub>	003D05 <sub>H</sub>	003E05 <sub>H</sub>	003F05 <sub>H</sub>				
003C06 <sub>H</sub>	003D06 <sub>H</sub>	003E06 <sub>H</sub>	003F06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 <sub>B</sub> 11111111 <sub>B</sub>
003C07 <sub>H</sub>	003D07 <sub>H</sub>	003E07 <sub>H</sub>	003F07 <sub>H</sub>				

# MB90920 Series

List of Control Registers(2)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
000040H	000070H	0039C0H	0039D0H	Message buffer valid register	BVALR	R/W	00000000B 00000000B
000041H	000071H	0039C1H	0039D1H				
000042H	000072H	0039C2H	0039D2H	Transmit request register	TREQR	R/W	00000000B 00000000B
000043H	000073H	0039C3H	0039D3H				
000044H	000074H	0039C4H	0039D4H	Transmit cancel register	TCANR	W	00000000B 00000000B
000045H	000075H	0039C5H	0039D5H				
000046H	000076H	0039C6H	0039D6H	Transmit complete register	TCR	R/W	00000000B 00000000B
000047H	000077H	0039C7H	0039D7H				
000048H	000078H	0039C8H	0039D8H	Receive complete register	RCR	R/W	00000000B 00000000B
000049H	000079H	0039C9H	0039D9H				
00004AH	00007AH	0039CAH	0039DAH	Remote request receive register	RRTRR	R/W	00000000B 00000000B
00004BH	00007BH	0039CBH	0039DBH				
00004CH	00007CH	0039CCH	0039DCH	Receive overrun register	ROVRR	R/W	00000000B 00000000B
00004DH	00007DH	0039CDH	0039DDH				
00004EH	00007EH	0039CEH	0039DEH	Receive interrupt enable register	RIER	R/W	00000000B 00000000B
00004FH	00007FH	0039CFH	0039DFH				
003C08H	003D08H	003E08H	003F08H	IDE register	IDER	R/W	XXXXXXXXX <sub>B</sub>
003C09H	003D09H	003E09H	003F09H				XXXXXXXXX <sub>B</sub>
003C0AH	003D0AH	003E0AH	003F0AH	Transmit RTR register	TRTRR	R/W	00000000B
003C0BH	003D0BH	003E0BH	003F0BH				00000000B
003C0CH	003D0CH	003E0CH	003F0CH	Remote frame receive wait register	RFWTR	R/W	XXXXXXXXX <sub>B</sub>
003C0DH	003D0DH	003E0DH	003F0DH				XXXXXXXXX <sub>B</sub>
003C0EH	003D0EH	003E0EH	003F0EH	Transmit interrupt enable register	TIER	R/W	00000000B 00000000B
003C0FH	003D0FH	003E0FH	003F0FH				
003C10H	003D10H	003E10H	003F10H	Acceptance mask select register	AMSR	R/W	XXXXXXXXX <sub>B</sub>
003C11H	003D11H	003E11H	003F11H				XXXXXXXXX <sub>B</sub>
003C12H	003D12H	003E12H	003F12H				XXXXXXXXX <sub>B</sub>
003C13H	003D13H	003E13H	003F13H				XXXXXXXXX <sub>B</sub>
003C14H	003D14H	003E14H	003F14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXX <sub>B</sub>
003C15H	003D15H	003E15H	003F15H				XXXXXXXX--- <sub>B</sub>
003C16H	003D16H	003E16H	003F16H				XXXXXXXXXXX <sub>B</sub>
003C17H	003D17H	003E17H	003F17H				
003C18H	003D18H	003E18H	003F18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX <sub>B</sub>
003C19H	003D19H	003E19H	003F19H				XXXXXXXXX <sub>B</sub>
003C1AH	003D1AH	003E1AH	003F1AH				XXXXXX--- <sub>B</sub>
003C1BH	003D1BH	003E1BH	003F1BH				XXXXXXXXX <sub>B</sub>

## List of Message Buffers (ID Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A00 <sub>H</sub> to 003A1F <sub>H</sub>	003B00 <sub>H</sub> to 003B1F <sub>H</sub>	003700 <sub>H</sub> to 00371F <sub>H</sub>	003800 <sub>H</sub> to 00381F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A20 <sub>H</sub>	003B20 <sub>H</sub>	003720 <sub>H</sub>	003820 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXXX <sub>B</sub>
003A21 <sub>H</sub>	003B21 <sub>H</sub>	003721 <sub>H</sub>	003821 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A22 <sub>H</sub>	003B22 <sub>H</sub>	003722 <sub>H</sub>	003822 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A23 <sub>H</sub>	003B23 <sub>H</sub>	003723 <sub>H</sub>	003823 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A24 <sub>H</sub>	003B24 <sub>H</sub>	003724 <sub>H</sub>	003824 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXXX <sub>B</sub>
003A25 <sub>H</sub>	003B25 <sub>H</sub>	003725 <sub>H</sub>	003825 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A26 <sub>H</sub>	003B26 <sub>H</sub>	003726 <sub>H</sub>	003826 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A27 <sub>H</sub>	003B27 <sub>H</sub>	003727 <sub>H</sub>	003827 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A28 <sub>H</sub>	003B28 <sub>H</sub>	003728 <sub>H</sub>	003828 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXXX <sub>B</sub>
003A29 <sub>H</sub>	003B29 <sub>H</sub>	003729 <sub>H</sub>	003829 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2A <sub>H</sub>	003B2A <sub>H</sub>	00372A <sub>H</sub>	00382A <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A2B <sub>H</sub>	003B2B <sub>H</sub>	00372B <sub>H</sub>	00382B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2C <sub>H</sub>	003B2C <sub>H</sub>	00372C <sub>H</sub>	00382C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXXX <sub>B</sub>
003A2D <sub>H</sub>	003B2D <sub>H</sub>	00372D <sub>H</sub>	00382D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2E <sub>H</sub>	003B2E <sub>H</sub>	00372E <sub>H</sub>	00382E <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A2F <sub>H</sub>	003B2F <sub>H</sub>	00372F <sub>H</sub>	00382F <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A30 <sub>H</sub>	003B30 <sub>H</sub>	003730 <sub>H</sub>	003830 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXXX <sub>B</sub>
003A31 <sub>H</sub>	003B31 <sub>H</sub>	003731 <sub>H</sub>	003831 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A32 <sub>H</sub>	003B32 <sub>H</sub>	003732 <sub>H</sub>	003832 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A33 <sub>H</sub>	003B33 <sub>H</sub>	003733 <sub>H</sub>	003833 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A34 <sub>H</sub>	003B34 <sub>H</sub>	003734 <sub>H</sub>	003834 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXXX <sub>B</sub>
003A35 <sub>H</sub>	003B35 <sub>H</sub>	003735 <sub>H</sub>	003835 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A36 <sub>H</sub>	003B36 <sub>H</sub>	003736 <sub>H</sub>	003836 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A37 <sub>H</sub>	003B37 <sub>H</sub>	003737 <sub>H</sub>	003837 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A38 <sub>H</sub>	003B38 <sub>H</sub>	003738 <sub>H</sub>	003838 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXXX <sub>B</sub>
003A39 <sub>H</sub>	003B39 <sub>H</sub>	003739 <sub>H</sub>	003839 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3A <sub>H</sub>	003B3A <sub>H</sub>	00373A <sub>H</sub>	00383A <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A3B <sub>H</sub>	003B3B <sub>H</sub>	00373B <sub>H</sub>	00383B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3C <sub>H</sub>	003B3C <sub>H</sub>	00373C <sub>H</sub>	00383C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXXX <sub>B</sub>
003A3D <sub>H</sub>	003B3D <sub>H</sub>	00373D <sub>H</sub>	00383D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3E <sub>H</sub>	003B3E <sub>H</sub>	00373E <sub>H</sub>	00383E <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A3F <sub>H</sub>	003B3F <sub>H</sub>	00373F <sub>H</sub>	00383F <sub>H</sub>				XXXXXXXXX <sub>B</sub>

(Continued)

# MB90920 Series

(Continued)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A40 <sub>H</sub>	003B40 <sub>H</sub>	003740 <sub>H</sub>	003840 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXXX <sub>B</sub>
003A41 <sub>H</sub>	003B41 <sub>H</sub>	003741 <sub>H</sub>	003841 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A42 <sub>H</sub>	003B42 <sub>H</sub>	003742 <sub>H</sub>	003842 <sub>H</sub>				XXXXX---B
003A43 <sub>H</sub>	003B43 <sub>H</sub>	003743 <sub>H</sub>	003843 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A44 <sub>H</sub>	003B44 <sub>H</sub>	003744 <sub>H</sub>	003844 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXXX <sub>B</sub>
003A45 <sub>H</sub>	003B45 <sub>H</sub>	003745 <sub>H</sub>	003845 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A46 <sub>H</sub>	003B46 <sub>H</sub>	003746 <sub>H</sub>	003846 <sub>H</sub>				XXXXX---B
003A47 <sub>H</sub>	003B47 <sub>H</sub>	003747 <sub>H</sub>	003847 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A48 <sub>H</sub>	003B48 <sub>H</sub>	003748 <sub>H</sub>	003848 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXXX <sub>B</sub>
003A49 <sub>H</sub>	003B49 <sub>H</sub>	003749 <sub>H</sub>	003849 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4A <sub>H</sub>	003B4A <sub>H</sub>	00374A <sub>H</sub>	00384A <sub>H</sub>				XXXXX---B
003A4B <sub>H</sub>	003B4B <sub>H</sub>	00374B <sub>H</sub>	00384B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4C <sub>H</sub>	003B4C <sub>H</sub>	00374C <sub>H</sub>	00384C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXXX <sub>B</sub>
003A4D <sub>H</sub>	003B4D <sub>H</sub>	00374D <sub>H</sub>	00384D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4E <sub>H</sub>	003B4E <sub>H</sub>	00374E <sub>H</sub>	00384E <sub>H</sub>				XXXXX---B
003A4F <sub>H</sub>	003B4F <sub>H</sub>	00374F <sub>H</sub>	00384F <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A50 <sub>H</sub>	003B50 <sub>H</sub>	003750 <sub>H</sub>	003850 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXXX <sub>B</sub>
003A51 <sub>H</sub>	003B51 <sub>H</sub>	003751 <sub>H</sub>	003851 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A52 <sub>H</sub>	003B52 <sub>H</sub>	003752 <sub>H</sub>	003852 <sub>H</sub>				XXXXX---B
003A53 <sub>H</sub>	003B53 <sub>H</sub>	003753 <sub>H</sub>	003853 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A54 <sub>H</sub>	003B54 <sub>H</sub>	003754 <sub>H</sub>	003854 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXXX <sub>B</sub>
003A55 <sub>H</sub>	003B55 <sub>H</sub>	003755 <sub>H</sub>	003855 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A56 <sub>H</sub>	003B56 <sub>H</sub>	003756 <sub>H</sub>	003856 <sub>H</sub>				XXXXX---B
003A57 <sub>H</sub>	003B57 <sub>H</sub>	003757 <sub>H</sub>	003857 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A58 <sub>H</sub>	003B58 <sub>H</sub>	003758 <sub>H</sub>	003858 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXXX <sub>B</sub>
003A59 <sub>H</sub>	003B59 <sub>H</sub>	003759 <sub>H</sub>	003859 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5A <sub>H</sub>	003B5A <sub>H</sub>	00375A <sub>H</sub>	00385A <sub>H</sub>				XXXXX---B
003A5B <sub>H</sub>	003B5B <sub>H</sub>	00375B <sub>H</sub>	00385B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5C <sub>H</sub>	003B5C <sub>H</sub>	00375C <sub>H</sub>	00385C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXXX <sub>B</sub>
003A5D <sub>H</sub>	003B5D <sub>H</sub>	00375D <sub>H</sub>	00385D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5E <sub>H</sub>	003B5E <sub>H</sub>	00375E <sub>H</sub>	00385E <sub>H</sub>				XXXXX---B
003A5F <sub>H</sub>	003B5F <sub>H</sub>	00375F <sub>H</sub>	00385F <sub>H</sub>				XXXXXXXXX <sub>B</sub>

# MB90920 Series

List of Message Buffers (DLC Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A60 <sub>H</sub>	003B60 <sub>H</sub>	003760 <sub>H</sub>	003860 <sub>H</sub>	DLC register 0	DLCR0	R/W	----XXXX <sub>B</sub>
003A61 <sub>H</sub>	003B61 <sub>H</sub>	003761 <sub>H</sub>	003861 <sub>H</sub>				
003A62 <sub>H</sub>	003B62 <sub>H</sub>	003762 <sub>H</sub>	003862 <sub>H</sub>	DLC register 1	DLCR1	R/W	----XXXX <sub>B</sub>
003A63 <sub>H</sub>	003B63 <sub>H</sub>	003763 <sub>H</sub>	003863 <sub>H</sub>				
003A64 <sub>H</sub>	003B64 <sub>H</sub>	003764 <sub>H</sub>	003864 <sub>H</sub>	DLC register 2	DLCR2	R/W	----XXXX <sub>B</sub>
003A65 <sub>H</sub>	003B65 <sub>H</sub>	003765 <sub>H</sub>	003865 <sub>H</sub>				
003A66 <sub>H</sub>	003B66 <sub>H</sub>	003766 <sub>H</sub>	003866 <sub>H</sub>	DLC register 3	DLCR3	R/W	----XXXX <sub>B</sub>
003A67 <sub>H</sub>	003B67 <sub>H</sub>	003767 <sub>H</sub>	003867 <sub>H</sub>				
003A68 <sub>H</sub>	003B68 <sub>H</sub>	003768 <sub>H</sub>	003868 <sub>H</sub>	DLC register 4	DLCR4	R/W	----XXXX <sub>B</sub>
003A69 <sub>H</sub>	003B69 <sub>H</sub>	003769 <sub>H</sub>	003869 <sub>H</sub>				
003A6A <sub>H</sub>	003B6A <sub>H</sub>	00376A <sub>H</sub>	00386A <sub>H</sub>	DLC register 5	DLCR5	R/W	----XXXX <sub>B</sub>
003A6B <sub>H</sub>	003B6B <sub>H</sub>	00376B <sub>H</sub>	00386B <sub>H</sub>				
003A6C <sub>H</sub>	003B6C <sub>H</sub>	00376C <sub>H</sub>	00386C <sub>H</sub>	DLC register 6	DLCR6	R/W	----XXXX <sub>B</sub>
003A6D <sub>H</sub>	003B6D <sub>H</sub>	00376D <sub>H</sub>	00386D <sub>H</sub>				
003A6E <sub>H</sub>	003B6E <sub>H</sub>	00376E <sub>H</sub>	00386E <sub>H</sub>	DLC register 7	DLCR7	R/W	----XXXX <sub>B</sub>
003A6F <sub>H</sub>	003B6F <sub>H</sub>	00376F <sub>H</sub>	00386F <sub>H</sub>				
003A70 <sub>H</sub>	003B70 <sub>H</sub>	003770 <sub>H</sub>	003870 <sub>H</sub>	DLC register 8	DLCR8	R/W	----XXXX <sub>B</sub>
003A71 <sub>H</sub>	003B71 <sub>H</sub>	003771 <sub>H</sub>	003871 <sub>H</sub>				
003A72 <sub>H</sub>	003B72 <sub>H</sub>	003772 <sub>H</sub>	003872 <sub>H</sub>	DLC register 9	DLCR9	R/W	----XXXX <sub>B</sub>
003A73 <sub>H</sub>	003B73 <sub>H</sub>	003773 <sub>H</sub>	003873 <sub>H</sub>				
003A74 <sub>H</sub>	003B74 <sub>H</sub>	003774 <sub>H</sub>	003874 <sub>H</sub>	DLC register 10	DLCR10	R/W	----XXXX <sub>B</sub>
003A75 <sub>H</sub>	003B75 <sub>H</sub>	003775 <sub>H</sub>	003875 <sub>H</sub>				
003A76 <sub>H</sub>	003B76 <sub>H</sub>	003776 <sub>H</sub>	003876 <sub>H</sub>	DLC register 11	DLCR11	R/W	----XXXX <sub>B</sub>
003A77 <sub>H</sub>	003B77 <sub>H</sub>	003777 <sub>H</sub>	003877 <sub>H</sub>				
003A78 <sub>H</sub>	003B78 <sub>H</sub>	003778 <sub>H</sub>	003878 <sub>H</sub>	DLC register 12	DLCR12	R/W	----XXXX <sub>B</sub>
003A79 <sub>H</sub>	003B79 <sub>H</sub>	003779 <sub>H</sub>	003879 <sub>H</sub>				
003A7A <sub>H</sub>	003B7A <sub>H</sub>	00377A <sub>H</sub>	00387A <sub>H</sub>	DLC register 13	DLCR13	R/W	----XXXX <sub>B</sub>
003A7B <sub>H</sub>	003B7B <sub>H</sub>	00377B <sub>H</sub>	00387B <sub>H</sub>				
003A7C <sub>H</sub>	003B7C <sub>H</sub>	00377C <sub>H</sub>	00387C <sub>H</sub>	DLC register 14	DLCR14	R/W	----XXXX <sub>B</sub>
003A7D <sub>H</sub>	003B7D <sub>H</sub>	00377D <sub>H</sub>	00387D <sub>H</sub>				
003A7E <sub>H</sub>	003B7E <sub>H</sub>	00377E <sub>H</sub>	00387E <sub>H</sub>	DLC register 15	DLCR15	R/W	----XXXX <sub>B</sub>
003A7F <sub>H</sub>	003B7F <sub>H</sub>	00377F <sub>H</sub>	00387F <sub>H</sub>				

# MB90920 Series

List of Message Buffers (Data register)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A80 <sub>H</sub> to 003A87 <sub>H</sub>	003B80 <sub>H</sub> to 003B87 <sub>H</sub>	003780 <sub>H</sub> to 003787 <sub>H</sub>	003880 <sub>H</sub> to 003887 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A88 <sub>H</sub> to 003A8F <sub>H</sub>	003B88 <sub>H</sub> to 003B8F <sub>H</sub>	003788 <sub>H</sub> to 00378F <sub>H</sub>	003888 <sub>H</sub> to 00388F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A90 <sub>H</sub> to 003A97 <sub>H</sub>	003B90 <sub>H</sub> to 003B97 <sub>H</sub>	003790 <sub>H</sub> to 003797 <sub>H</sub>	003890 <sub>H</sub> to 003897 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A98 <sub>H</sub> to 003A9F <sub>H</sub>	003B98 <sub>H</sub> to 003B9F <sub>H</sub>	003798 <sub>H</sub> to 00379F <sub>H</sub>	003898 <sub>H</sub> to 00389F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA0 <sub>H</sub> to 003AA7 <sub>H</sub>	003BA0 <sub>H</sub> to 003BA7 <sub>H</sub>	0037A0 <sub>H</sub> to 0037A7 <sub>H</sub>	0038A0 <sub>H</sub> to 0038A7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA8 <sub>H</sub> to 003AAF <sub>H</sub>	003BA8 <sub>H</sub> to 003BAF <sub>H</sub>	0037A8 <sub>H</sub> to 0037AF <sub>H</sub>	0038A8 <sub>H</sub> to 0038AF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB0 <sub>H</sub> to 003AB7 <sub>H</sub>	003BB0 <sub>H</sub> to 003BB7 <sub>H</sub>	0037B0 <sub>H</sub> to 0037B7 <sub>H</sub>	0038B0 <sub>H</sub> to 0038B7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB8 <sub>H</sub> to 003ABF <sub>H</sub>	003BB8 <sub>H</sub> to 003BBF <sub>H</sub>	0037B8 <sub>H</sub> to 0037BF <sub>H</sub>	0038B8 <sub>H</sub> to 0038BF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC0 <sub>H</sub> to 003AC7 <sub>H</sub>	003BC0 <sub>H</sub> to 003BC7 <sub>H</sub>	0037C0 <sub>H</sub> to 0037C7 <sub>H</sub>	0038C0 <sub>H</sub> to 0038C7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC8 <sub>H</sub> to 003ACF <sub>H</sub>	003BC8 <sub>H</sub> to 003BCF <sub>H</sub>	0037C8 <sub>H</sub> to 0037CF <sub>H</sub>	0038C8 <sub>H</sub> to 0038CF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD0 <sub>H</sub> to 003AD7 <sub>H</sub>	003BD0 <sub>H</sub> to 003BD7 <sub>H</sub>	0037D0 <sub>H</sub> to 0037D7 <sub>H</sub>	0038D0 <sub>H</sub> to 0038D7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD8 <sub>H</sub> to 003ADF <sub>H</sub>	003BD8 <sub>H</sub> to 003BDF <sub>H</sub>	0037D8 <sub>H</sub> to 0037DF <sub>H</sub>	0038D8 <sub>H</sub> to 0038DF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE0 <sub>H</sub> to 003AE7 <sub>H</sub>	003BE0 <sub>H</sub> to 003BE7 <sub>H</sub>	0037E0 <sub>H</sub> to 0037E7 <sub>H</sub>	0038E0 <sub>H</sub> to 0038E7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE8 <sub>H</sub> to 003AEF <sub>H</sub>	003BE8 <sub>H</sub> to 003BEF <sub>H</sub>	0037E8 <sub>H</sub> to 0037EF <sub>H</sub>	0038E8 <sub>H</sub> to 0038EF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF0 <sub>H</sub> to 003AF7 <sub>H</sub>	003BF0 <sub>H</sub> to 003BF7 <sub>H</sub>	0037F0 <sub>H</sub> to 0037F7 <sub>H</sub>	0038F0 <sub>H</sub> to 0038F7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF8 <sub>H</sub> to 003AFF <sub>H</sub>	003BF8 <sub>H</sub> to 003BFF <sub>H</sub>	0037F8 <sub>H</sub> to 0037FF <sub>H</sub>	0038F8 <sub>H</sub> to 0038FF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>

## ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register		Priority *2
		Number	Address	ICR	Address	
Reset	×	#08	08H	FFFFDCH	—	—
INT9 instruction	×	#09	09H	FFFFD8H	—	—
Exception processing	×	#10	0AH	FFFFD4H	—	—
CAN0 received/CAN2 received	×	#11	0BH	FFFFD0H	ICR00	0000B0H*1
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0CH	FFFFCCH		
CAN1 received/CAN3 received	×	#13	0DH	FFFC8H	ICR01	0000B1H*1
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0EH	FFFC4H		
Input capture 0	△	#15	0FH	FFFC0H	ICR02	0000B2H*1
DTP/ external interrupt - ch.0/ch.1 detected	△	#16	10H	FFFFBCH		
Reload timer 0	△	#17	11H	FFFFB8H	ICR03	0000B3H*1
Reload timer 2	△	#18	12H	FFFFB4H		
Input capture 1	△	#19	13H	FFFFB0H	ICR04	0000B4H*1
DTP/ external interrupt - ch.2/ch.3 detected	△	#20	14H	FFFFACH		
Input capture 2	△	#21	15H	FFFFA8H	ICR05	0000B5H*1
Reload timer 3	△	#22	16H	FFFFA4H		
Input capture 3/4/5/6/7	△	#23	17H	FFFFA0H	ICR06	0000B6H*1
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	△	#24	18H	FFFF9CH		
PPG timer 0	△	#25	19H	FFFF98H	ICR07	0000B7H*1
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX	△	#26	1AH	FFFF94H		
PPG timer 1	△	#27	1BH	FFFF90H	ICR08	0000B8H*1
Reload timer 1	△	#28	1CH	FFFF8CH		
PPG timer 2/3/4/5	○	#29	1DH	FFFF88H	ICR09	0000B9H*1
Real time watch timer watch timer (sub clock)	×	#30	1EH	FFFF84H		
Free-run timer overflow/clear	×	#31	1FH	FFFF80H	ICR10	0000BAH*1
A/D converter conversion complete	○	#32	20H	FFFF7CH		
Sound generator 0/1	×	#33	21H	FFFF78H	ICR11	0000BBH*1
Time-base timer	×	#34	22H	FFFF74H		
UART2 RX	○	#35	23H	FFFF70H	ICR12	0000BCH*1
UART2 TX	△	#36	24H	FFFF6CH		

(Continued)

# MB90920 Series

(Continued)

Interrupt source	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register		Priority *2
		Number	Address	ICR	Address	
UART 1 RX	◎	#37	25 <sub>H</sub>	FFFF68 <sub>H</sub>	ICR13	High
UART 1 TX	△	#38	26 <sub>H</sub>	FFFF64 <sub>H</sub>		
UART 0 RX	◎	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub> *1
UART 0 TX	△	#40	28 <sub>H</sub>	FFFF5C <sub>H</sub>		
Flash memory status	×	#41	29 <sub>H</sub>	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub> *1
Delay interrupt generator module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>		

◎ : Usable, and has expanded intelligent I/O services (EI<sup>2</sup>OS) stop function

○ : Usable

△ : Usable when interrupt sources sharing ICR are not in use

× : Unusable

\*1 : • Peripheral functions that share the ICR register have the same interrupt level.

- If the expanded intelligent I/O service (EI<sup>2</sup>OS) is used with peripheral functions that share the ICR register, only one of the peripheral functions that share the register can be used.
- When the expanded intelligent I/O service (EI<sup>2</sup>OS) is specified for one of the peripheral functions that shares the ICR register, interrupts cannot be used from the other peripheral functions that share the register.

\*2 : Priority applies when interrupts of the same level are generated.

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
	AVRH	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH <sup>*2</sup>
	DV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	DV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	<sup>*3</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	
Maximum clamp current	I <sub>CLAMP</sub>	– 4	+ 4	mA	<sup>*7</sup>
Total maximum clamp current	Σ  I <sub>CLAMP</sub>	—	40	mA	<sup>*7</sup>
“L” level maximum output current <sup>*4</sup>	I <sub>OL1</sub>	—	15	mA	Except P70 to P77 and P80 to P87
	I <sub>OL2</sub>	—	40	mA	P70 to P77 and P80 to P87
“L” level average output current <sup>*5</sup>	I <sub>OLAV1</sub>	—	4	mA	Except P70 to P77 and P80 to P87
	I <sub>OLAV2</sub>	—	30	mA	P70 to P77 and P80 to P87
“L” level maximum total output current	ΣI <sub>OL1</sub>	—	100	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OL2</sub>	—	330	mA	P70 to P77 and P80 to P87
“L” level average total output current	ΣI <sub>OLAV1</sub>	—	50	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OLAV2</sub>	—	250	mA	P70 to P77 and P80 to P87
“H” level maximum output current	I <sub>OH1</sub> <sup>*4</sup>	—	–15	mA	Except P70 to P77 and P80 to P87
	I <sub>OH2</sub> <sup>*4</sup>	—	–40	mA	P70 to P77 and P80 to P87
“H” level average output current	I <sub>OHAV1</sub> <sup>*5</sup>	—	–4	mA	Except P70 to P77 and P80 to P87
	I <sub>OHAV2</sub> <sup>*5</sup>	—	–30	mA	P70 to P77 and P80 to P87
“H” level maximum total output current	ΣI <sub>OH1</sub>	—	–100	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OH2</sub>	—	–330	mA	P70 to P77 and P80 to P87
“H” level average total output current	ΣI <sub>OHAV1</sub> <sup>*6</sup>	—	–50	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OHAV2</sub> <sup>*6</sup>	—	–250	mA	P70 to P77 and P80 to P87
Power consumption	P <sub>D</sub>	—	625	mW	
Operating temperature	T <sub>A</sub>	– 40	+ 105	°C	
Storage temperature	T <sub>STG</sub>	– 55	+ 150	°C	

\*1 : The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = DV<sub>SS</sub> = 0.0 V.

\*2 : AV<sub>CC</sub>, AVRH must not exceed V<sub>CC</sub>, and AVRH must not exceed AV<sub>CC</sub>.

When using an evaluation product, DV<sub>CC</sub> must not exceed V<sub>CC</sub> (however, DV<sub>CC</sub> can be set to a higher voltage than V<sub>CC</sub> when using a Flash memory product).

\*3 : If the input current or the maximum input current is limited using external components, I<sub>CLAMP</sub> is the applicable rating instead of V<sub>I</sub>.

\*4 : Maximum output current is defined as the peak value of current through any one of the corresponding pins.

(Continued)

# MB90920 Series


(Continued)

\*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

\*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

- \*7 :
- Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
  - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
  - Care must be taken not to leave +B input pins open.
  - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
  - Sample recommended circuit :

- Input/output equivalent circuit



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


## 2. Recommended Operating Conditions

(V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
	AV <sub>CC</sub> DV <sub>CC</sub>	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
Smoothing capacitor*	C <sub>S</sub>	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V <sub>CC</sub> pin.
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	

\* : Refer to the following diagram for details on the connection of the smoothing capacitor C<sub>S</sub>.

- C pin connection diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# MB90920 Series

## 3. DC Characteristics

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	$V_{IHA}$	—	—	0.8 $V_{CC}$	—	—	V	Pin inputs if Automotive input levels are selected
	$V_{IHS}$	—	—	0.8 $V_{CC}$	—	—	V	Pin inputs if CMOS hysteresis input levels are selected
	$V_{IHC}$	—	—	0.7 $V_{CC}$	—	—	V	$\overline{RST}$ input pin (CMOS hysteresis)
“L” level input voltage	$V_{ILA}$	—	—	—	—	0.5 $V_{CC}$	V	Pin inputs if Automotive input levels are selected
	$V_{ILS}$	—	—	—	—	0.2 $V_{CC}$	V	Pin inputs if CMOS hysteresis input levels are selected
	$V_{ILR}$	—	—	—	—	0.3 $V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
Power supply current*	$I_{CC}$	$V_{CC}$	Maximum operating frequency $F_{CP} = 32 \text{ MHz}$ , normal operation	—	35	45	mA	
	$I_{CCS}$		Maximum operating frequency $F_{CP} = 32 \text{ MHz}$ , writing Flash memory	—	55	65	mA	
	$I_{CTS}$		Operating frequency $F_{CP} = 32 \text{ MHz}$ , sleep mode	—	13	20	mA	
	$I_{CTSPPLL}$		Operating frequency $F_{CP} = 2 \text{ MHz}$ , time-base timer mode	—	0.6	1.0	mA	
	$I_{CCL}$		Operating frequency $F_{CP} = 32 \text{ MHz}$ , PLL timer mode, External frequency = 4 MHz	—	2.5	4	mA	
	$I_{CCLS}$		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = +25^\circ\text{C}$ , sub clock operation	—	120	270	$\mu\text{A}$	
	$I_{CCT}$		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = +25^\circ\text{C}$ , sub sleep operation	—	100	200	$\mu\text{A}$	
	$I_{CCH}$		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = +25^\circ\text{C}$ , watch mode	—	90	180	$\mu\text{A}$	
			$T_A = +25^\circ\text{C}$ , stop mode	—	80	170	$\mu\text{A}$	

(Continued)

# MB90920 Series

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input leakage current	$I_{IL}$	All input pins	$V_{CC} = DV_{CC} = AV_{CC} = 5.5 \text{ V}$ , $V_{SS} < V_I < V_{CC}$	—	—	10	$\mu\text{A}$	
Input capacitance 1	$C_{IN1}$	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87	—	—	—	15	pF	
Input capacitance 2	$C_{IN2}$	P70 to P77, P80 to P87	—	—	—	45	pF	
Pull-up resistance	$R_{UP}$	RST	—	25	50	100	$\text{k}\Omega$	
Pull-down resistance	$R_{DOWN}$	MD2	—	—	—	100	$\text{k}\Omega$	Excluding Flash memory product
General-purpose output "H" voltage	$V_{OH1}$	All pins except P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Stepping motor output "H" voltage	$V_{OH2}$	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -30.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
General-purpose output "L" voltage	$V_{OL1}$	All pins except P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Stepping motor output "L" voltage	$V_{OL2}$	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 30.0 \text{ mA}$	—	—	0.55	V	
Stepping motor output phase variation "H"	$\Delta V_{OH}$	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -30.0 \text{ mA}$ , maximum deviation $V_{OH2}$	—	—	90	mV	
Stepping motor output phase variation "L"	$\Delta V_{OL}$	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 30.0 \text{ mA}$ , maximum deviation $V_{OH2}$	—	—	90	mV	
LCD internal divider resistance	$R_{LCD}$	Between V0 and V1, Between V1 and V2, Between V2 and V3	—	50	100	200	$\text{k}\Omega$	Evaluation product
				8.75	12.5	17.0	$\text{k}\Omega$	Flash memory product

(Continued)

# MB90920 Series

(Continued)

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
LCDC leakage current	$I_{LCDC}$	$V_0$ to $V_3$ , $COM_m$ ( $m = 0$ to $3$ ), $SEG_n$ , ( $n = 00$ to $31$ )	—	—	—	5.0	$\mu\text{A}$	
LCD output impedance	$R_{Vcom}$	$COM_n$ ( $n = 0$ to $3$ )	—	—	—	4.5	$\text{k}\Omega$	
	$R_{Vseg}$	$SEG_n$ ( $n = 00$ to $31$ )	—	—	—	17	$\text{k}\Omega$	

\* : Power supply current values assume an external clock supplied to the X1 pin and X1A pin. Users must be aware that power supply current levels differ depending on whether an external clock or oscillator is used.

## 4. AC Characteristics


### (1) Clock timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condi-tions	Value			Unit	Remarks	
				Min	Typ	Max			
Clock frequency	$F_C$	X0, X1	—	3	—	16	MHz	1/2 (PLL stopped) When using the oscillator circuit	
				3	—	32	MHz	1/2 (PLL stopped) When using an external clock	
				4	—	32	MHz	PLL multiplied by 1	
				3	—	16	MHz	PLL multiplied by 2	
				3	—	10.7	MHz	PLL multiplied by 3	
				3	—	8	MHz	PLL multiplied by 4	
				3	—	5.33	MHz	PLL multiplied by 6	
				3	—	4	MHz	PLL multiplied by 8	
	$F_{LC}$	X0A, X1A		—	32.768	—	kHz		
Clock cycle time	$t_{CYL}$	X0, X1		62.5	—	333	ns	When using an oscillator	
				31.25	—	333	ns	External clock input	
	$t_{LCYL}$	X0A, X1A		—	30.5	—	μs		
	$P_{WH}, P_{WL}$	X0		5	—	—	ns	Use duty ratio of $50\% \pm 3\%$ as a guideline	
		X0A		—	15.2	—	μs		
Input clock rise and fall time	tcr, tcf	X0	—	—	—	5	ns	When using an external clock signal	
Internal operating clock frequency	$F_{CP}$	—		1.5	—	32	MHz	Using main clock (PLL clock)	
	$F_{LCP}$	—		—	8.192	—	kHz	Using sub clock	
Internal operating clock cycle time	$t_{CP}$	—		31.25	—	666	ns	Using main clock (PLL clock)	
	$t_{LCP}$	—		—	122.1	—	μs	Using sub clock	

# MB90920 Series


- X0, X1 clock timing



- X0A, X1A clock timing



- **Guaranteed PLL Operation Range**




- Notes :
- For PLL 1 × only, use with  $f_{CP} = 4$  MHz or greater.
  - Refer to “5. A/D Converter (1) Electrical Characteristics” for details on the A/D converter operating frequency.

(Continued)

# MB90920 Series

(Continued)



\*1 : When the PLL multiplier is  $\times 1$ ,  $\times 2$ ,  $\times 3$  or  $\times 4$  and the internal clock is  $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$ , set DIV2 bit = “1”\*<sup>4</sup>, CS2 bit = “1” in the PSCCR register.

[Example] When using a base oscillator frequency of 24 MHz at PLL  $\times 1$  :

CKSCR register : CS1 bit = “0”, CS0 bit = “0”

PSCCR register : DIV2 bit = “1”\*<sup>4</sup>, CS2 bit = “1”

[Example] When using a base oscillator frequency of 6 MHz at PLL  $\times 3$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “0”

PSCCR register : DIV2 bit = “1”\*<sup>4</sup>, CS2 bit = “1”

\*2 : When the PLL multiplier is  $\times 2$  or  $\times 4$  and the internal clock is  $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$ , the following settings are also supported.

PLL  $\times 2$  : CKSCR register : CS1 bit = “0”, CS0 bit = “0”

PSCCR register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “0”

PLL  $\times 4$  : CKSCR register : CS1 bit = “0”, CS0 bit = “1”

PSCCR register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “0”

\*3 : When the PLL multiplier is set to  $\times 6$  or  $\times 8$  set “DIV2 bit = “0”\*<sup>4</sup> CS2 bit = “1” and “PLL2 bit = 1” in the PSCCR register.

[Example] When using a base oscillator frequency of 4 MHz at PLL  $\times 6$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “0”

PLLOS register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “1”

[Example] When using a base oscillator frequency of 3 MHz at PLL  $\times 8$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “1”

PLLOS register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “1”

\*4 : The DIV2 bit is assigned to bit 9 of the PSCCR register and the CS2 bit is assigned to bit 8 of the PSCCR register. Both bits have a default value of “0”.

## (2) Reset input

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	500	—	ns	During normal operation
			Oscillator oscillation time* + 16 $t_{CP}$	—	ms	In stop mode, sub clock mode, sub sleep mode, and watch mode
			100	—	$\mu\text{s}$	In time-base timer mode


\*: The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of  $\mu\text{s}$  and several ms. The oscillation time of an external clock is 0 ms.

Note :  $t_{CP}$  is the internal operating clock cycle time. (Unit : ns)

- During normal operation



- In stop mode, sub clock mode, sub sleep mode, watch mode, and power-on




# MB90920 Series


## (3) Power-on reset

( $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rise time	$t_R$	VCC	—	0.05	30	ms	
Power off time	$t_{OFF}$			1	—	ms	Waiting time until power-on



Note : Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.



## (4) UART0/1/2/3 (LIN/SCI)

- Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns	
SCK ↓ → SOT delay time	t <sub>SL0VI</sub>	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN → SCK ↑	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns	
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>			0	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	3 t <sub>CP</sub> - t <sub>R</sub>	—	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>			t <sub>CP</sub> + 10	—	ns	
SCK ↓ → SOT delay time	t <sub>SL0VE</sub>	SCK0 to SCK3, SOT0 to SOT3		—	2 t <sub>CP</sub> + 60	ns	
Valid SIN → SCK ↑	t <sub>IVSHE</sub>	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK ↑ → valid SIN hold time	t <sub>SHIXE</sub>			t <sub>CP</sub> + 30	—	ns	
SCK ↓ time	t <sub>F</sub>	SCK0 to SCK3		—	10	ns	
SCK ↑ time	t <sub>R</sub>			—	10	ns	


Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
•  $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".

# MB90920 Series

- Internal shift clock mode



- External shift clock mode



- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=0

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SLIXI</sub>	SIN0 to SIN3		0	—	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	3 t <sub>CP</sub> - t <sub>R</sub>	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			t <sub>CP</sub> + 10	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVE</sub>	SCK0 to SCK3, SOT0 to SOT3		—	2 t <sub>CP</sub> + 60	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLE</sub>	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SLIXE</sub>	SIN0 to SIN3		t <sub>CP</sub> + 30	—	ns	
SCK $\downarrow$ time	t <sub>F</sub>	SCK0 to SCK3		—	10	ns	
SCK $\uparrow$ time	t <sub>R</sub>			—	10	ns	

Notes :


- Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".
- $C_L$  is the load capacitance connected to the pin during testing.
- $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".

# MB90920 Series

- Internal shift clock mode



- External shift clock mode




- Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SLIXI</sub>	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	t <sub>SOVLI</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> - 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
•  $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".




# MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns
Valid SIN → SCK ↓	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>	SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> - 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
• t<sub>CP</sub> is the internal operating clock cycle time. Refer to "(1) Clock timing".




## (5) Timer input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN0, TIN1, IN0 to IN3	—	4 $t_{CP}$	—	ns

Note :  $t_{CP}$  is the internal operating clock cycle time. Refer to “(1) Clock timing”.

- Timer input timing



# MB90920 Series


## (6) Trigger input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	INT0 to INT7	—	200	—	ns	During normal operation
		ADTG	—	$t_{CP} + 200$	—	ns	

Note :  $t_{CP}$  is the internal operating clock cycle time. Refer to “(1) Clock timing”.


- Trigger input timing



## (7) Low voltage detection

( $V_{SS} = AV_{SS} = 0.0$  V,  $T_A = -40$  °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Detection voltage	$V_{DL}$	VCC	—	4.0	4.2	4.4	V	Flash memory product, during voltage drop
				3.7	4.0	4.3	V	Evaluation product, during voltage drop
Hysteresis width	$V_{HYS}$	VCC	—	190	—	—	mV	Flash memory product, during voltage rise
				0.1	—	—	V	Evaluation product, during voltage rise
Power supply voltage change rate	$dV/dt$	VCC	—	-0.1	—	+0.1	V/μs	Flash memory product, $dV/dt$ at low voltage reset
				-0.004	—	+0.004	V/μs	Flash memory product, $dV/dt$ at standard value of low voltage detection/release voltage
				-0.1	—	+0.02	V/μs	Evaluation product
Detection delay time	$t_d$	—	—	—	—	3.2	μs	Flash memory product, when $dV/dt \leq 0.004$ V/μs
				—	—	35	μs	Evaluation product



# MB90920 Series

## 5. A/D Converter

### (1) Electrical Characteristics

( $V_{CC} = AV_{CC} = AVRH = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	-3.0	—	+3.0	LSB	
Non-linear error	—	—	-2.5	—	+2.5	LSB	
Differential linear error	—	—	-1.9	—	+1.9	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	$1\text{ LSB} = (AVRH - AV_{SS}) / 1024$
Full scale transition voltage	$V_{FST}$	AN0 to AN7	$AVRH - 3.5\text{ LSB}$	$AVRH - 1.5\text{ LSB}$	$AVRH + 0.5\text{ LSB}$	V	
Sampling time	$t_{SMP}$	—	0.4	—	16500	$\mu\text{s}$	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$
			1.0				$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$
Compare time	$t_{CMP}$	—	0.66	—	—	$\mu\text{s}$	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$
			2.2				$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$
A/D conversion time	$t_{CNV}$	—	1.44	—	—	$\mu\text{s}$	*1
Analog port input current	$I_{AIN}$	AN0 to AN7	-0.3	—	+10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN7	0	—	AVRH	V	
Reference voltage	$AV+$	AVRH	$AV_{SS} + 2.7$	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	2.3	6.0	mA	
	$I_{AH}$		—	—	5	$\mu\text{A}$	*2
Reference voltage supply current	$I_R$	AVRH	—	520	900	$\mu\text{A}$	$V_{AVRH} = 5.0\text{ V}$
	$I_{RH}$		—	—	5	$\mu\text{A}$	*2
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


\*1 : The time per channel ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ , and internal operating frequency = 32 MHz).

\*2 : Defined as supply current (when  $V_{CC} = AV_{CC} = AVRH = 5.0\text{ V}$ ) with A/D converter not operating, and CPU in stop mode.

- Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

- Analog input equivalent circuit




Note : The values are reference values.


# MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At  $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)




- About errors

As  $|\text{AVRH} - \text{AVss}|$  becomes smaller, the relative errors grow larger.

## (2) Definition of terms

- Resolution : Analog changes that are identifiable by the A/D converter.
- Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\longleftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics.
- Differential linear error : The deviation from the ideal value of the input voltage needed to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value, and includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal)} = \frac{\text{AVRH} - \text{AV}_{ss}}{1024} \text{ [V]}$$

N : A/D converter digital output value

$$V_{OT} \text{ (Ideal)} = \text{AV}_{ss} + 0.5 \text{ LSB} \text{ [V]}$$


$$V_{FST} \text{ (Ideal)} = \text{AVRH} - 1.5 \text{ LSB} \text{ [V]}$$

V<sub>NT</sub> : Voltage when the digital output changes from (N - 1) to N

(Continued)

# MB90920 Series

(Continued)



## 6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = + 25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	0.9	3.6	s	Excludes pre-programming before erase
Word (16-bit width) programming time		—	23	370	$\mu\text{s}$	Excludes system-level overhead
Chip programming time	$T_A = + 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$	—	3.4	55	s	
Erase/program cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = + 85^\circ\text{C}$	20	—	—	year	*


\* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at  $+ 85^\circ\text{C}$ ) .


# MB90920 Series

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F922NCPMC		
MB90F922NCSPMC		
MB90922NCSPMC		
MB90F923NCPMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90F923NCSPMC		
MB90F924NCPMC		
MB90F924NCSPMC		
MB90V920-101CR	299-pin ceramic PGA (PGA-299C-A01)	
MB90V920-102CR		For evaluation

## ■ PACKAGE DIMENSION

 120-pin plastic LQFP  (FPT-120P-M21)	Lead pitch Package width × package length Lead shape Sealing method Mounting height Weight Code (Reference)	0.50 mm 16.0 × 16.0 mm Gullwing Plastic mold 1.70 mm MAX 0.88 g P-LFQFP120-16×16-0.50
---	---	---



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

# MB90920 Series

## ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none"><li>• Serial communication</li><li>• Characteristic difference between flash device and MASK ROM device</li></ul>
31	■ I/O MAP	Corrected "Address: 003970H". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.

**MEMO**

# MB90920 Series

## FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,

Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.

1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94085-5401, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999

<http://us.fujitsu.com/micro/>

### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.

151 Lorong Chuan,

#05-08 New Tech Park 556741 Singapore

Tel : +65-6281-0770 Fax : +65-6281-0220

<http://www.fujitsu.com/sg/services/micro/semiconductor/>

### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH

Pittlerstrasse 47, 63225 Langen, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

<http://emea.fujitsu.com/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),

Shanghai 200002, China

Tel : +86-21-6146-3688 Fax : +86-21-6335-1605

<http://cn.fujitsu.com/fss/>

### Korea

FUJITSU SEMICONDUCTOR KOREA LTD.

206 Kosmo Tower Building, 1002 Daechi-Dong,

Gangnam-Gu, Seoul 135-280, Republic of Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

<http://kr.fujitsu.com/fmk/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,

Tsimshatsui, Kowloon, Hong Kong

Tel : +852-2377-0226 Fax : +852-2376-3269

<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.