



## **100G Development Kit, Stratix IV GT Edition**

---

### **Reference Manual**



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)

MNL-01057-1.0



© 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



**Chapter 1. Overview**

|                                       |     |
|---------------------------------------|-----|
| General Description .....             | 1-1 |
| Development Board Block Diagram ..... | 1-3 |
| Handling the Board .....              | 1-3 |

**Chapter 2. Board Components**

|   |      |
|---|------|
| Introduction .....                              | 2-1  |
| Board Overview .....                            | 2-2  |
| Featured Device: Stratix IV GT Device .....     | 2-6  |
| I/O Resources .....                             | 2-7  |
| MAX II CPLD EPM2210 System Controller .....     | 2-11 |
| Configuration, Status, and Setup Elements ..... | 2-17 |
| Configuration .....                             | 2-17 |
| Embedded USB-Blaster .....                      | 2-18 |
| Fast Passive Parallel Download .....            | 2-18 |
| JTAG Programming Header .....                   | 2-19 |
| Status Elements .....                           | 2-20 |
| Status LEDs .....                               | 2-20 |
| Board Jumpers .....                             | 2-21 |
| Push-Button Switches .....                      | 2-21 |
| Setup Elements .....                            | 2-22 |
| Board settings DIP switch .....                 | 2-22 |
| Clock Circuitry .....                           | 2-24 |
| PLL Frequency Setup .....                       | 2-28 |
| Single-Ended Clocks .....                       | 2-29 |
| General User Input/Output .....                 | 2-29 |
| User Push-Button Switches .....                 | 2-29 |
| User LEDs .....                                 | 2-30 |
| User DIP Switches .....                         | 2-31 |
| LCD .....                                       | 2-32 |
| Flash Memory .....                              | 2-33 |
| SSRAM .....                                     | 2-35 |
| Components and Interfaces .....                 | 2-38 |
| Transceiver Interfaces .....                    | 2-38 |
| QSFP Interface .....                            | 2-39 |
| SFP+ Interface .....                            | 2-40 |
| CFP Interface .....                             | 2-42 |
| Interlaken Interface .....                      | 2-45 |
| External Memory Interfaces .....                | 2-48 |
| DDR3 Interface .....                            | 2-49 |
| QDR II Interface .....                          | 2-56 |
| Ethernet RGMII Interface .....                  | 2-64 |
| Power .....                                     | 2-65 |
| Power Switch .....                              | 2-65 |
| Power Distribution System .....                 | 2-65 |
| Power Measurement .....                         | 2-67 |
| Statement of China-RoHS Compliance .....        | 2-69 |

**Additional Information**

|                                 |     |
|---------------------------------|-----|
| Document Revision History ..... | 1-1 |
| How to Contact Altera .....     | 1-1 |
| Typographic Conventions .....   | 1-1 |

The 100G Development Kit, Stratix® IV GT Edition allows you to evaluate the performance the Stratix IV GT transceivers and the low power benefits of the device itself. This document provides the detailed pin-out and component reference information required to create FPGA designs that interface with all components on the board.

- For information about setting up the Stratix IV GT 100G development board and using the included software, refer to the *100G Development Kit, Stratix IV GT Edition User Guide*.

## General Description

The Stratix IV GT 100G development board provides a hardware platform for evaluating the performance and signal integrity features of the Altera® Stratix IV GT devices. The board features the following major component blocks:


- EP4S100G5F45I1 FPGA
  - 0.95-V core
  - 1932-Pin FineLine BGA® (FBGA) package
- EPM2210F324C3N, MAX II 256-pin CPLD
- FPGA Configuration
  - MAX® II+Flash Fast Passive Parallel (FPP) configuration
  - 1-Gb flash storage for two configuration images (factory and user)
  - On-Board USB-Blaster™ using the Quartus® II Programmer
  - JTAG header for external USB-Blaster with the Quartus II Programmer
- On-Board Memory
  - Four 2-Gb DDR3 SDRAM
  - Four 72-Mb QDR II SRAM
- Status and Setup Elements
- FPGA Clock Sources
- Clock Outputs and Triggers
- General User Input/Output

- Components and Interfaces
  - 10/100/1000 Ethernet PHY and RJ-45 jack
  - 36 transceiver channels
    - One channel for SFP+ interface
    - One channel for SFP+ with EDC interface
    - Four channels for QSFP interface
    - 10 channels for CFP interface
    - 20 channels for Interlaken interface
- Power
  - 14-V to 20-V DC input
  - 2.5-mm barrel Jack for DC power input
  - On/Off power slide switch
  - On-board power measurement circuitry

## Development Board Block Diagram

Figure 1–1 shows the block diagram of the Stratix IV GT 100G development board.

**Figure 1–1. Stratix IV GT 100G Development Board Block Diagram**



## Handling the Board

When handling the board, it is important to observe the following static discharge precaution:



Without proper anti-static handling, the board can be damaged. Therefore, use anti-static handling precautions when touching the board.

The Stratix IV GT 100G development board must be stored between  $-40^{\circ}\text{C}$  and  $100^{\circ}\text{C}$ . The recommended operating temperature is between  $0^{\circ}\text{C}$  and  $55^{\circ}\text{C}$ .



### Introduction

This chapter introduces all the important components on the Stratix IV GT 100G development board. [Figure 2–1](#) illustrates major component locations and [Table 2–1](#) provides a brief description of all features of the board.



A complete set of schematics, a physical layout database, and GERBER files for the development board reside in the Stratix IV GT 100G development kit installation directory.



For information about powering up the board and installing the development kit software, refer to the [100G Development Kit, Stratix IV GT Edition User Guide](#).


This chapter consists of the following sections:

- “Board Overview”
- “Featured Device: Stratix IV GT Device” on page 2–6
- “MAX II CPLD EPM2210 System Controller” on page 2–11
- “Configuration, Status, and Setup Elements” on page 2–17
- “Clock Circuitry” on page 2–24
- “General User Input/Output” on page 2–29
- “Flash Memory” on page 2–33
- “SSRAM” on page 2–35
- “Components and Interfaces” on page 2–38
- “Power” on page 2–65

## Board Overview

This section provides an overview of the Stratix IV GT 100G development board, including an annotated board image and component descriptions. [Figure 2–1](#) provides an overview of the board features.

**Figure 2–1. Overview of the Stratix IV GT 100G Development Board Features**



[Table 2–1](#) describes the components and lists their corresponding board references.

**Table 2–1. Stratix IV GT 100G Development Board Components (Part 1 of 5)**

| Board Reference                                  | Type                      | Description   |
|--|---------------------------|---|
| <b>Featured Devices</b>                          |                           |   |
| U44  | FPGA                      | EP4S100G5F45I1 Stratix IV GT device in a 1932-Pin FBGA package. |
| <b>Configuration, Status, and Setup Elements</b> |                           |   |
| D25, D20, D19, D26                               | Configuration status LEDs | LEDs to indicate the status of FPP configuration.               |
| D7   | Power LED                 | Blue LED to indicate the board power status.                    |
| D27  | USB-Blaster LED           | Green LED to indicate the embedded USB-Blaster activity status. |

**Table 2–1. Stratix IV GT 100G Development Board Components (Part 2 of 5)**

| <b>Board Reference</b>   | <b>Type</b>                               | <b>Description</b>   |
|--|---|--|
| D12-D17  | Ethernet status LEDs                      | Shows the Ethernet connection speed as well as transmit or receive activity.   |
| D26  | Factory LED                               | Illuminates when the factory design is being loaded into the FPGA.   |
| D36  | Load LED                                  | Illuminates when the FPGA is being loaded.   |
| D38  | Error LED                                 | Illuminates when the FPGA configuration from flash fails.  |
| D40  | Configuration done LED                    | Illuminates when the FPGA is configured.   |
| J40  | USB_DISABLE                               | Manually disables the embedded USB-Blaster when you install the jumper. Otherwise, the embedded USB-Blaster is enabled.  |
| J41  | JTAG_EN                                   | Enables the MAX II CPLD EPM2210 System Controller to be in the JTAG chain when shunted   |
| J61  | JTAG programming header                   | JTAG programming header for connecting an Altera USB-Blaster dongle to program the FPGA and MAX II CPLD devices.   |
| J58  | JTAG for embedded USB-Blaster MAX II CPLD | JTAG for embedded USB-Blaster MAX II CPLD device programming.  |
| S9   | CPU reset push-button                     | Press to reset the FPGA logic.   |
| S10  | PGM_SEL push-button                       | Selects design file to load into the FPGA.   |
| S11  | Load push-button                          | Initiates loading of the FPGA.   |
| S12  | Factory push-button                       | Initiates loading of factory design into the FPGA.   |
| SW2  | Board settings DIP switch                 | Controls the MAX II CPLD EPM2210 System Controller functions such as clock enable, power and temperature monitor, as well as voltage settings for transceivers and SMA clock input control.  |
| U72  | MAX II CPLD (System)                      | Altera EPM2210F324C3N, MAX II 256-pin CPLD for MAX II+FPP configuration.   |
| U80  | MAX II CPLD (Embedded USB-Blaster)        | Altera EPM240M100C4N, MAX II CPLD for embedded USB-Blaster circuitry.  |
| <b>Clock Circuitry</b>   |   |  |
| J6, J12<br>J21, J28<br>J18, J25<br>J19, J26<br>J3, J14                                   | SMA input clocks                          | Reference clock for Interlaken side LVDS.<br>Differential clock for Interlaken side LVDS.<br>Reference clock for line side LVDS.<br>Differential clock for line side LVDS.<br>Single-ended clock inputs.   |
| J10, J11<br>J7, J13<br>J22, J29<br>J17, J24<br>J27, J20<br>J4, J15<br>J8, J9<br>J45, J52 | SMA output clocks                         | 644.53125-MHz LVDS clock.<br>Reference clock SMA output for Interlaken side LVDS.<br>Differential clock SMA output for Interlaken side LVDS.<br>Reference clock SMA output for line side LVDS.<br>Differential clock SMA output for line side LVDS.<br>Single-ended clock SMA outputs.<br>Optical clock SMA source.<br>PLL output of FPGA. |
| J47, J54,<br>J46, J53  | SMA input clock for XCVR reference clock  | XCVR reference clock for external clock source (LVPECL or LVDS).   |

**Table 2–1. Stratix IV GT 100G Development Board Components (Part 3 of 5)**

| <b>Board Reference</b> | <b>Type</b>                            | <b>Description</b>   |
|------------------------|--|--|
| U13                    | LVPECL to LVDS buffer                  | 644.53125MHz LVDS clock buffer.  |
| U15, U18, U19          | Differential to LVDS clock buffer      | Differential clock buffer (2 to 4) distributed to CMU and dedicated differential clock inputs on the vertical banks of the FPGA. |
| U16                    | Differential divide-by-4 clock divider | Divide-by-4 clock circuit to provide the required clock to EDC and CFP.  |
| U20                    | Differential to LVDS clock buffer      | Differential clock buffer (2 to 6) distributed to CMU of the FPGA and to clock dividers for the optical clock.                   |
| U21, U22, U56          | External programmable PLLs             | On-board programmable PLL clock source with buffers.   |
| U14, U17               | Single-ended clock buffer              | Single-ended clock buffer provided to each side of the FPGA.   |
| X1                     | 644.53125-MHz LVPECL oscillator        | 644.53-MHz clock to the FPGA transceivers.   |
| X3                     | 50-MHz oscillator                      | 50-MHz Nios CPU clock (CMOS).  |
| Y1, Y2, Y3             | 25-MHz crystal clock                   | 25-MHz reference clock for external PLLs.  |

**General User Input and Output**

|         |                                 |  |
|---------|---------------------------------|--|
| D21–D24 | User LEDs                       | Four green LEDs for the MAX II CPLD EPM2210 System Controller.               |
| D28–D35 | FPGA LEDs                       | Eight green LEDs for the FPGA.   |
| J59     | Character LCD                   | Connector which interfaces to the provided 16 character × 2 line LCD module. |
| S1–S4   | User push-buttons               | User push-buttons connected to the MAX II CPLD EPM2210 System Controller.    |
| S5–S8   | FPGA user push-buttons          | User push-buttons connected to the Stratix IV GT device.                     |
| SW3     | Bank of eight user DIP switches | User DIP switches connected to the MAX II CPLD EPM2210 System Controller.    |
| SW4     | Bank of eight user DIP switches | User DIP switches connected to the FPGA.                                     |

**Memory Devices**

|                     |                     |   |
|---------------------|---------------------|---|
| U28–U31,<br>U36–U39 | DDR3 x16 port       | 4 x32 independent DDR3 memory port.   |
| U47–U50             | QDR II x18/x18 port | 4 x18 independent (18-bit read and 18-bit write) QDR II memory port.              |
| U65                 | Flash memory        | Synchronous burst mode flash device which provides 1-Gb non-volatile memory port. |

**Components and Interfaces**

|     |  |   |
|-----|--|---|
| J34 | QSFP_TX_P/_N[3:0]<br>QSFP_RX_P/_N[3:0] | QSFP XCVR interface (4-channels).   |
| J37 | CFP_TX_P/_N[9:0]<br>CFP_RX_P/_N[9:0]   | CFP XCVR interface (10-channels).   |
| J31 | SFP+ interface                         | SFP+ XCVR interface port B.   |
| J32 | SFP+ interface with EDC                | SFP+ XCVR interface port A.   |
| J48 | I/O connector                          | General purpose expansion connector with 10 user-definable I/Os connected to the MAX II CPLD EPM2210 System Controller. |

**Table 2–1. Stratix IV GT 100G Development Board Components (Part 4 of 5)**

| <b>Board Reference</b> | <b>Type</b>                                       | <b>Description</b>  |
|------------------------|---|---|
| J49                    | RJ-45 connector                                   | Halo HFJ11-1G02E RJ-45 connector with integrated magnetic which provides a 10/100/1000 Ethernet connection via a Marvell 88E1111 PHY and the FPGA-based Altera Triple Speed Ethernet MegaCore function in RGMII mode. |
| J5, J30, J39, J57      | Interlaken interface                              | Provides 20 transceiver channels for Interlaken.  |
| U66                    | 10/100/1000 Ethernet PHY                          | Marvell 88E1111 triple speed Ethernet PHY.  |
| J60                    | USB Type-B connector                              | Embedded USB-Blaster JTAG for programming the FPGA via a Type-B USB cable.  |
| U79                    | USB PHY   | FT245BL USB PHY device for configuring the FPGA using embedded USB-Blaster.   |
| <b>Power</b>           |   |   |
| J1                     | DC power jack                                     | 14-V – 20-V DC power jack.  |
| SW1                    | Power switch                                      | Switch to power on or off the board when power is supplied from the DC power input jack.  |
| U5                     | 5-V switching regulator                           | Supplies 5-V power to the dual switcher and other regulators for biasing.   |
| U6                     | 2.5-V switcher power supply                       | Supplies 2.5-V power to VCCIO, VCCPD, VCC_CLKIN, and VCC_PGM on the Stratix IV GT device.   |
| U7, U8                 | Dual 1.5-V switching regulator                    | Supplies 1.5-V power to the VCCIO on the FPGA and external memory.  |
| U9                     | 3.3-V switcher power supply                       | Supplies 3.3-V power.   |
| U10                    | 12-V switcher power supply                        | Supplies 12-V power.  |
| U11, U12               | Dual switching regulator                          | Supplies 0.95-V power to the FPGA core.   |
| U27                    | VCCHIP (0.95V) linear regulator                   | Supplies 0.95-V power to VCCHIP on the FPGA.  |
| U26                    | VCCPT (1.5 V) linear regulator                    | Supplies 1.5-V power to VCCPT on the FPGA.  |
| U35                    | VCC_AUX /and VCCA (2.5 V) linear regulator        | Supplies 2.5-V power to VCC_AUX and VCCA on the FPGA.   |
| U42                    | VCCL_GXB (1.2 V) linear regulator                 | Supplies 1.2-V power to the VCCL_GXB on the FPGA.   |
| U43                    | VCCH_GXB (1.4 V) linear regulator                 | Supplies 1.4-V power to the VCCH_GXB on the FPGA.   |
| U45                    | VCCT_GXB (1.2 V) linear regulator                 | Supplies 1.2-V power to the VCCT_GXB on the FPGA.   |
| U73, U74               | VCCR_GXB (1.2 V) linear regulator (shared output) | Supplies 1.2-V power to the VCCR_GXB on the FPGA.   |
| U51, U52               | ADC 8/16 Channel 24-bit                           | Monitors the current or voltage of all FPGA power rails   |
| U53, U54               | 4.25-V linear regulator                           | Supplies 4.25-V power for current monitor circuit.  |
| U55                    | VCCA_GXB (3.3 V) linear regulator                 | Supplies 3.3-V power to the VCCA_GXB on the FPGA.   |
| U60                    | VCCD (0.95 V) linear regulator                    | Supplies 0.95 V power to VCCD on the FPGA.  |
| U68                    | 2.5-V linear regulator                            | Supplies 2.5-V power to the MAX II CPLD EPM2210 System Controller for i/Os.   |
| U23, U24, U59          | 3.3-V linear regulator                            | Supplies 3.3-V power to the external PLLs.  |

**Table 2–1. Stratix IV GT 100G Development Board Components (Part 5 of 5)**

| Board Reference | Type                              | Description  |
|-----------------|-----------------------------------|--|
| U69             | 1.1-V linear regulator            | Supplies 1.1-V power to the 10/100/1000 Ethernet PHY.                |
| U71             | 2.5-V linear regulator            | Supplies 2.5-V power to the USB port.                                |
| U70             | LM95235 temperature sensor        | Monitors the FPGA temperature.                                       |
| U77             | 3.3-V switching regulator         | Supplies 3.3-V power to the MAX II CPLD EPM2210 System Controller.   |
| U33             | 5-V switching regulator           | Supplies 5-V power to the optical regulators.                        |
| U41             | 3.3-V linear regulator            | Supplies 3.3-V power to QSFP and SFP+.                               |
| U58             | 1.8-V linear regulator            | Supplies 1.8-V power to QDR II VDD.                                  |
| U25             | 1.2-V linear regulator            | Supplies 1.2-V power to EDC.   |
| U40             | 1.8-V linear regulator            | Supplies 1.8-V power to EDC.   |
| U86             | 1.2-V linear regulator            | Supplies 1.2-V power to the translator device for CFP.               |
| U81, U87, U88   | 0.75-V $V_{TT}/V_{REF}$ regulator | Supplies 0.75 $V_{TT}/V_{REF}$ to external memories and termination. |

## Featured Device: Stratix IV GT Device

The Stratix IV GT 100G development board features the EP4S100G5F45I1 Stratix IV GT FPGA device (U44) in a 1932-pin FBGA package.

 For more information about the Stratix IV GT devices, refer to the *Stratix IV Device Handbook*.

Table 2–2 describes the features of the Stratix IV GT EP4S100G5F45I1 device.

**Table 2–2. Stratix IV GT Device EP4S100G5F45I1 Features**

| Features                                | EP4S100G5F45I1 |
|---|----------------|
| ALMs                                    | 212,480        |
| Equivalent LEs                          | 531,200        |
| M9K RAM Blocks (256 × 72 bits)          | 1,280          |
| M144K Blocks (2048 × 72 bits)           | 64             |
| Total Memory (MLAB + M9K + M144K) Kbits | 27,376         |
| Total Transceiver Channels              | 48             |
| 18-bit × 18-bit Multipliers             | 1,024          |
| PLLs                                    | 12             |
| Maximum User I/O pins                   | 781            |
| Package Type                            | 1932-pin FBGA  |

Table 2–3 lists the Stratix IV GT component reference and manufacturing information.


**Table 2–3. Stratix IV GT Device Component Reference and Manufacturing Information**

| Board Reference | Description                    | Manufacturer       | Manufacturing Part Number | Manufacturer Website                               |
|-----------------|--------------------------------|--------------------|---------------------------|--|
| U44             | Stratix IV GT F1932, Lead Free | Altera Corporation | EP4S100G5F45I1            | <a href="http://www.altera.com">www.altera.com</a> |

## I/O Resources

Figure 2–2 shows the bank organization and I/O count for the EP4S100G5F45I1 device in the 1932-pin FBGA package.

**Figure 2–2. Stratix IV GT Device I/O Bank Diagram (Note 1)**



**Note to Figure 2–2:**

- (1) There are two additional PMA-only transceiver channels in each transceiver bank.

Table 2–4 summarizes the FPGA I/O usage by function on the Stratix IV GT 100G development board. I/O direction is with respect to the FPGA.

**Table 2–4. Stratix IV GT I/O Usage Summary (Part 1 of 5)**

| Function                       | I/O Type         | I/O Count | Description               |
|--------------------------------|------------------|-----------|---------------------------|
| <b>FPGA Transceiver Clocks</b> |                  |           |                           |
| Reference clock from buffer    | LVDS input       | 12        | Diff REFCLK input         |
| Programmable clock             | LVDS input       | 2         | Diff REFCLK input         |
| SMA diff clock inputs          | LVDS input       | 6         | Diff REFCLK input         |
| <b>FPGA Global Clocks</b>      |                  |           |                           |
| 50-MHz clock                   | 2.5-V CMOS input | 1         | Global clock              |
| Ethernet receive clock         | 2.5-V CMOS input | 1         | Global clock              |
| Single-ended clock from buffer | 2.5-V CMOS input | 4         | Single-ended global clock |
| Differential clock from buffer | LVDS input       | 4         | Diff global clock         |
| DDR3 clock from buffer         | LVDS input       | 8         | Diff global clock         |
| QDR II clock from buffer       | LVDS input       | 8         | Diff global clock         |

**Table 2–4. Stratix IV GT I/O Usage Summary (Part 2 of 5)**

| Function                       | I/O Type               | I/O Count | Description                          |
|--------------------------------|------------------------|-----------|--------------------------------------|
| SMA diff clock input           | LVDS input             | 2         | Diff global clock                    |
| SMA diff I/O or clock output   | —                      | 2         | Diff global I/O or clock output      |
| <b>Flash/SSRAM</b>             |                        |           |                                      |
| ADDR[26:1]                     | 2.5-V CMOS input       | 26        | Flash address bus                    |
| DATA[31:0]                     | 2.5-V CMOS input       | 32        | Flash data bus                       |
| SSRAM_OEn                      | 2.5-V CMOS output      | 1         | SSRAM output enable                  |
| SSRAM_BWn[3:0]                 | 2.5-V CMOS output      | 4         | SSRAM byte write select              |
| SSRAM_BWEn                     | 2.5-V CMOS output      | 1         | SSRAM byte write enable              |
| SSRAM_AdvN                     | 2.5-V CMOS output      | 1         | SSRAM advance input                  |
| SSRAM_AdSCn                    | 2.5-V CMOS output      | 1         | SSRAM address strobe from controller |
| SSRAM_AdSPn                    | 2.5-V CMOS output      | 1         | SSRAM address strobe from processor  |
| SSRAM_CE1n                     | 2.5-V CMOS output      | 1         | SSRAM chip enable                    |
| SSRAM_CLK                      | 2.5-V CMOS output      | 1         | SSRAM clock                          |
| <b>DDR3 SDRAM (Four each)</b>  |                        |           |                                      |
| DDR3_BA[2:0]                   | 1.5-V SSTL output      | 12        | DDR3 bank address                    |
| DDR3_DQS_P/_N[3:0]             | Diff 1.5-V SSTL input  | 32        | DDR3 data strobe                     |
| DDR3_ADDR[12:0]                | 1.5-V SSTL output      | 52        | DDR3 address                         |
| DDR3_DQ[31:0]                  | 1.5-V SSTL input       | 128       | DDR3 data                            |
| DDR3_CKE                       | 1.5-V SSTL output      | 4         | DDR3 clock enable                    |
| DDR3_CK_P/_N                   | Diff 1.5-V SSTL input  | 8         | DDR3 clock                           |
| DDR3_CSn                       | 1.5-V SSTL output      | 4         | DDR3 chip select                     |
| DDR3_Wen                       | 1.5-V SSTL output      | 4         | DDR3 write enable                    |
| DDR3_RASn                      | 1.5-V SSTL output      | 4         | DDR3 RAS#                            |
| DDR3_CASn                      | 1.5-V SSTL output      | 4         | DDR3 CAS#                            |
| DDR3_RSTn                      | 1.5-V SSTL output      | 4         | DDR3 reset                           |
| DDR3_ODT                       | 1.5-V SSTL output      | 4         | DDR3 on-die termination              |
| <b>QDR II SRAM (Four each)</b> |                        |           |                                      |
| QDR2_ADDR[20:0]                | 1.5-V SSTL output      | 84        | QDR II address                       |
| QDR2_Q[17:0]                   | 1.5-V SSTL input       | 72        | QDR II data output                   |
| QDR2_D[17:0]                   | 1.5-V SSTL output      | 72        | QDR II data input                    |
| QDR2_BWSn[1:0]                 | 1.5-V SSTL output      | 8         | QDR II byte write select             |
| QDR2_WPSn                      | 1.5-V SSTL output      | 4         | QDR II write port select             |
| QDR2_RPSn                      | 1.5-V SSTL output      | 4         | QDR II read port select              |
| QDR2_K_P/_N                    | Diff 1.5-V SSTL output | 8         | QDR II clock input                   |
| QDR2_CQ_P/_N                   | Diff 1.5-V SSTL input  | 8         | QDR II echo clock                    |
| <b>QSFP</b>                    |                        |           |                                      |
| QSFP_RX_P/_N[3:0]              | Transceiver Channel    | 8         | QSFP receive channel                 |
| QSFP_TX_P/_N[3:0]              | Transceiver Channel    | 8         | QSFP transmit channel                |

**Table 2–4. Stratix IV GT I/O Usage Summary (Part 3 of 5)**

| Function               | I/O Type                 | I/O Count | Description                   |
|------------------------|--------------------------|-----------|-------------------------------|
| QSFP_MOD_SELn          | 2.5-V CMOS output        | 1         | QSFP module select            |
| QSFP_RSTn              | 2.5-V CMOS output        | 1         | QSFP reset                    |
| QSFP_SCL               | 2.5-V CMOS output        | 1         | QSFP serial 2-wire clock      |
| QSFP_SDA               | 2.5-V CMOS bidirectional | 1         | QSFP serial 2-wire data       |
| QSFP_INTERRUPT         | 2.5-V CMOS input         | 1         | QSFP interrupt                |
| QSFP_MOD_PRSn          | 2.5-V CMOS input         | 1         | QSFP module present           |
| QSFP_LP_MODE           | 2.5-V CMOS output        | 1         | QSFP low power mode           |
| <b>SFP+ (Two each)</b> |                          |           |                               |
| SFP_RX_P/_N            | Transceiver Channel      | 4         | SFP+ receive channel          |
| SFP_TX_P/_N            | Transceiver Channel      | 4         | SFP+ transmit channel         |
| SFP_TXDISABLE          | 2.5-V CMOS output        | 2         | SFP+ transmitter disable      |
| SFP_RATESEL[1:0]       | 2.5-V CMOS output        | 4         | SFP+ rate select              |
| SFP_MOD_ABS            | 2.5-V CMOS input         | 2         | SFP+ module absent            |
| SFP_SCL                | 2.5-V CMOS output        | 2         | SFP+ serial 2-wire clock      |
| SFP_SDA                | 2.5-V CMOS bidirectional | 2         | SFP+ serial 2-wire data       |
| SFP_TXFAULT            | 2.5-V CMOS input         | 2         | SFP+ transmitter fault        |
| SFP_LOS                | 2.5-V CMOS input         | 2         | SFP+ loss of signal           |
| <b>EDC</b>             |                          |           |                               |
| EDC_MDC                | 2.5-V CMOS output        | 1         | EDC management data I/O clock |
| EDC_MDIO               | 2.5-V CMOS bidirectional | 1         | EDC management data I/O data  |
| EDC_GPIO[1:0]          | 2.5-V CMOS input         | 2         | EDC general purpose I/O       |
| EDC_RESETn             | 2.5-V CMOS output        | 1         | EDC reset                     |
| <b>CFP</b>             |                          |           |                               |
| CFP_RX_P/_N[9:0]       | Transceiver Channel      | 20        | CFP receive channel           |
| CFP_TX_P/_N[9:0]       | Transceiver Channel      | 20        | CFP transmit channel          |
| CFP_PRG_CNTL[3:1]      | 2.5-V CMOS input         | 3         | CFP programmable control I/O  |
| CFP_PRTADDR[4:0]       | 2.5-V CMOS output        | 5         | CFP MDIO port address         |
| CFP_MDC                | 2.5-V CMOS output        | 1         | CFP management data I/O clock |
| CFP_MDIO               | 2.5-V CMOS bidirectional | 1         | CFP management data I/O data  |
| CFP_MOD_RST            | 2.5-V CMOS output        | 1         | CFP module reset              |
| CFP_TX_DIS             | 2.5-V CMOS output        | 1         | CFP transmitter disable       |
| CFP_RX_LOS             | 2.5-V CMOS input         | 1         | CFP loss of signal            |
| CFP_PRG_ALRM[3:1]      | 2.5-V CMOS input         | 3         | CFP programmable alarm        |
| CFP_GLB_ALRM           | 2.5-V CMOS input         | 1         | CFP global alarm              |
| CFP_MOD_LOPWR          | 2.5-V CMOS output        | 1         | CFP low power mode            |
| CFP_MOD_ABS            | 2.5-V CMOS input         | 1         | CFP module absent             |
| <b>Interlaken</b>      |                          |           |                               |
| INT_RX_P/_N[19:0]      | Transceiver channel      | 40        | Interlaken receive channel    |

**Table 2–4. Stratix IV GT I/O Usage Summary (Part 4 of 5)**

| Function                        | I/O Type            | I/O Count | Description  |
|---------------------------------|---------------------|-----------|--|
| INT_TX_P_N[19:0]                | Transceiver channel | 40        | Interlaken transmit channel                                      |
| INT_LSB_CON_TX_CLK_P_N          | 1.2-V PCML          | 2         | Interlaken reference clock input (LSB)                           |
| INT_MSB_CON_TX_CLK_P_N          | 1.2-V PCML          | 2         | Interlaken reference clock input (MSB)                           |
| INT_FLOW_CONTROL Signals        | 2.5-V CMOS          | 12        | Interlaken flow control  |
| <b>MAX_STRATIX Bridge</b>       |                     |           |  |
| FLASH_CONTROL                   | 2.5-V CMOS output   | 1         | FPGA flash control   |
| MS_FLASH_BYTEN                  | 2.5-V CMOS output   | 1         | FPGA LCD write enable  |
| MAX_STRATIX_RW                  | 2.5-V CMOS output   | 1         | FPGA Flash write enable  |
| MAX_STRATIX_RDY                 | 2.5-V CMOS output   | 1         | FPGA Flash output enable   |
| MAX_STRATIX_A[0]                | 2.5-V CMOS output   | 1         | MAX output enable  |
| MAX_STRATIX_A[1]                | 2.5-V CMOS output   | 1         | MAX write enable   |
| MAX_STRATIX_A[2]                | 2.5-V CMOS output   | 1         | MAX chip select  |
| MAX_STRATIX_A[3]                | 2.5-V CMOS output   | 1         | FPGA LCD chip select   |
| MAX_STRATIX_D[0]                | 2.5-V CMOS output   | 1         | FPGA flash reset   |
| MAX_STRATIX_D[1]                | 2.5-V CMOS output   | 1         | MAX_STRATIX_D[1]   |
| MAX_STRATIX_D[2]                | 2.5-V CMOS output   | 1         | MAX_STRATIX_D[2]   |
| MAX_STRATIX_D[3]                | 2.5-V CMOS output   | 1         | MAX_STRATIX_D[3]   |
| <b>USB-Blaster</b>              |                     |           |  |
| JTAG USB-Blaster or JTAG header | 2.5-V CMOS          | 5         | Built-in USB-Blaster or JTAG 0.1-inch header for debug purposes. |
| <b>FPP Configuration</b>        |                     |           |  |
| FPGA DCLK                       | 2.5-V CMOS input    | 1         | FPP Dclk   |
| FPGA D[7:0]                     | 2.5-V CMOS input    | 8         | FPP data   |
| MSEL [2:0]                      | 2.5-V CMOS input    | 3         | Dedicated configuration pins                                     |
| NCONFIG                         | 2.5-V CMOS input    | 1         | Dedicated configuration pins                                     |
| NSTATUS                         | 2.5-V CMOS inout    | 1         | Dedicated configuration pins                                     |
| NCE                             | 2.5-V CMOS input    | 1         | Dedicated configuration pins                                     |
| CONFIG_DONE                     | 2.5-V CMOS inout    | 1         | Dedicated configuration pins                                     |
| <b>Resets</b>                   |                     |           |  |
| CPU_RESETn                      | 2.5-V CMOS input    | 1         | Nios® II CPU Reset   |
| <b>Switches, Buttons, LEDs</b>  |                     |           |  |
| User Push-buttons               | 2.5-V CMOS input    | 6         | 6 User Push-buttons  |
| User DIP Switches               | 2.5-V CMOS input    | 8         | 8 User DIP Switches  |
| User LEDs                       | 2.5-V CMOS output   | 8         | 8 User LEDs (Green)  |
| <b>Ethernet</b>                 |                     |           |  |
| TXD[3:0]                        | 2.5-V CMOS output   | 4         | Ethernet Transmit RGMII Data Bus                                 |
| TXEN                            | 2.5-V CMOS output   | 1         | Ethernet Transmit Enable   |
| GTXCLK                          | 2.5-V CMOS output   | 1         | Ethernet Transmit Clock  |

**Table 2–4. Stratix IV GT I/O Usage Summary (Part 5 of 5)**

| <b>Function</b>              | <b>I/O Type</b>          | <b>I/O Count</b> | <b>Description</b>              |
|------------------------------|--------------------------|------------------|---------------------------------|
| RXD[3:0]                     | 2.5-V CMOS input         | 4                | Ethernet Receive RGMII Data Bus |
| RXDV                         | 2.5-V CMOS input         | 1                | Receive Data Valid              |
| RXCLK                        | 2.5-V CMOS input         | 1                | Receive Clock                   |
| MDC                          | 2.5-V CMOS input         | 1                | Ethernet MII Clock              |
| MDIO                         | 2.5-V CMOS bidirectional | 1                | Ethernet MII Data               |
| ENET_RESET                   | 2.5-V CMOS output        | 1                | Ethernet reset                  |
| ENET_LED_LINK1000            | 2.5-V CMOS output        | 1                | Ethernet LINK1000 LED           |
| <b>Device I/O Total: 916</b> |                          |                  |                                 |

## **MAX II CPLD EPM2210 System Controller**

The board utilizes the EPM2210 System Controller, an Altera MAX II CPLD, for the following purposes:

- FPGA configuration from flash memory
- Power consumption monitoring
- Temperature monitoring
- Virtual JTAG interface for PC-based power and temperature GUI
- Control registers for clocks
- Control registers for Remote System Update
- Control registers for general purpose I/O and PFL.
- Register with CPLD design revision and board information (read-only)

Figure 2–3 illustrates the MAX II CPLD EPM2210 System Controller's functionality and external circuit connections as a block diagram.

**Figure 2–3. MAX II CPLD EPM2210 System Controller Block Diagram**




Table 2–5 lists the I/O signals present on the MAX II CPLD EPM2210 System Controller. The signal names and functions are relative to the MAX II device (U72).

**Table 2–5. MAX II CPLD EPM2210 System Controller Device Pin-Out (Part 1 of 6)**

| EPM2210 Pin Number | Description  | Type          | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|--------------------|--|---------------|-----------------------|-------------------------------|-------------------|
| U72.U18            | MAX_Stratix Bridge signal                                | Bidirectional | MS_FLASH_BYTEN        | U44.AP34                      | —                 |
| U72.U16            | Si5338 serial 2-wire clock for memory PLL                | Output        | SI5338_MEM_SCL        | —                             | U22.12, U56.12    |
| U72.R13            | Si5338 serial 2-wire data for memory PLL                 | Bidirectional | SI5338_MEM_SDA        | —                             | U22.19, U56.19    |
| U72.V15            | Si5338 serial 2-wire clock for transceiver PLL           | Output        | SI5338_PLL_SCL        | —                             | U21.12            |
| U72.P13            | Si5338 serial 2-wire data for transceiver PLL            | Bidirectional | SI5338_PLL_SDA        | —                             | U21.19            |
| U72.U14            | EDC serial 2-wire clock                                  | Output        | EDC_SCL               | —                             | U32.J1, U34.6     |
| U72.N12            | EDC serial 2-wire data                                   | Bidirectional | EDC_SDA               | —                             | U32.H1, U34.5     |
| U72.T14            | EDC write protect  | Output        | EDC_WP                | —                             | U34.7             |
| U72.V12            | 50-MHz oscillator clock enable                           | Output        | CLK50_EN              | —                             | X3.1              |
| U72.C2             | Dual frequency control signal for SFP+ interface clocks. | Output        | CLK_SFP_SEL           | —                             | U46.2             |

**Table 2–5. MAX II CPLD EPM2210 System Controller Device Pin-Out (Part 2 of 6)**

| EPM2210 Pin Number | Description  | Type          | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|--------------------|--|---------------|-----------------------|-------------------------------|-------------------|
| U72.J13            | 50-MHz clock input   | Input         | CLKIN_50_MAX          | —                             | U67.5             |
| U72.H17            | FPGA initialization LED  | Output        | CONFIGN_LED           | —                             | U40.2             |
| U72.J1             | Power monitor SPI clock  | Output        | CSENSE_SCK            | —                             | U61.5             |
| U72.H6             | Power monitor SPI input data   | Output        | CSENSE_SDI            | —                             | U61.4             |
| U72.K1             | Power monitor SPI output data  | Input         | CSENSE_SDO            | —                             | U62.5             |
| U72.M3             | Loads factory image into the FPGA  | Output        | FACTORY               | —                             | S12.2             |
| U72.A9             | FSM bus flash byte enable feature  | Output        | FLASH_BYTEN           | —                             | U65.F7            |
| U72.D9             | FSM bus flash chip enable  | Input         | FLASH_CEN             | —                             | U65.F2            |
| U72.R14            | Control signal from the FPGA to indicate flash information being passed through the MAX_STRATIX interface. | Output        | FLASH_CONTROL         | U44.AR34                      | —                 |
| U72.E9             | FSM bus flash output enable  | Output        | FLASH_OEN             | —                             | U65.G2            |
| U72.B9             | FSM bus flash ready  | Output        | FLASH_RDYBSYN         | —                             | U65.A4            |
| U72.F9             | FSM bus flash reset  | Output        | FLASH_RESETN          | —                             | U65.B5            |
| U72.A8             | FSM bus flash write enable   | Output        | FLASH_WEN             | —                             | U65.A5            |
| U72.B15            | FPGA configuration done  | Input         | FPGA_CONF_DONE        | U44.AW38                      | TP7               |
| U72.A15            | Initiates new image to the FPGA  | Output        | FPGA_CONFIGN          | U44.BA36                      | TP10              |
| U72.B18            | FPGA configuration data  | Output        | FPGA_DATA0            | U44.AA33                      | TP13              |
| U72.D14            | FPGA configuration data  | Output        | FPGA_DATA1            | U44.Y32                       | TP14              |
| U72.A17            | FPGA configuration data  | Output        | FPGA_DATA2            | U44.P38                       | TP15              |
| U72.E13            | FPGA configuration data  | Output        | FPGA_DATA3            | U44.P37                       | TP16              |
| U72.B16            | FPGA configuration data  | Output        | FPGA_DATA4            | U44.U38                       | TP17              |
| U72.D13            | FPGA configuration data  | Output        | FPGA_DATA5            | U44.U37                       | TP18              |
| U72.C15            | FPGA configuration data  | Output        | FPGA_DATA6            | U44.R40                       | TP19              |
| U72.F12            | FPGA configuration data  | Output        | FPGA_DATA7            | U44.P39                       | TP20              |
| U72.C14            | FPGA configuration clock   | Output        | FPGA_DCLK             | U44.AY9                       | TP9               |
| U72.E12            | FPGA configuration error   | Input         | FPGA_STATUSN          | U44.AY36                      | TP11              |
| U72.E11            | FSM bus flash address  | Bidirectional | FSM_A1                | U44.AR6                       | U65.E2            |
| U72.B14            | FSM bus flash address  | Bidirectional | FSM_A2                | U44.AL13                      | U65.E2, U57.R6    |
| U72.B13            | FSM bus flash address  | Bidirectional | FSM_A3                | U44.AV6                       | U65.C2, U57.P6    |
| U72.A12            | FSM bus flash address  | Bidirectional | FSM_A4                | U44.AN6                       | U65.A2, U57.A2    |
| U72.A13            | FSM bus flash address  | Bidirectional | FSM_A5                | U44.AA14                      | U65.B2, U57.A10   |
| U72.C13            | FSM bus flash address  | Bidirectional | FSM_A6                | U44.AN39                      | U65.D3, U57.B2    |
| U72.C12            | FSM bus flash address  | Bidirectional | FSM_A7                | U44.T6                        | U65.C3, U57.B10   |
| U72.D10            | FSM bus flash address  | Bidirectional | FSM_A8                | U44.P7                        | U65.A3, U57.P2    |
| U72.A7             | FSM bus flash address  | Bidirectional | FSM_A9                | U44.Y14                       | U65.B6, U57.N6    |
| U72.B6             | FSM bus flash address  | Bidirectional | FSM_A10               | U44.AA31                      | U65.A6, U57.P3    |
| U72.B7             | FSM bus flash address  | Bidirectional | FSM_A11               | U44.AJ7                       | U65.C6, U57.P4    |

**Table 2–5. MAX II CPLD EPM2210 System Controller Device Pin-Out (Part 3 of 6)**

| EPM2210 Pin Number | Description  | Type          | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|--------------------|--|---------------|-----------------------|-------------------------------|-------------------|
| U72.C7             | FSM bus flash address  | Bidirectional | FSM_A12               | U44.AK6                       | U65.D6, U57.P8    |
| U72.A5             | FSM bus flash address  | Bidirectional | FSM_A13               | U44.Y6                        | U65.B7, U57.P9    |
| U72.B5             | FSM bus flash address  | Bidirectional | FSM_A14               | U44.AA6                       | U65.A7, U57.P10   |
| U72.A4             | FSM bus flash address  | Bidirectional | FSM_A15               | U44.AF6                       | U65.C7, U57.P11   |
| U72.A6             | FSM bus flash address  | Bidirectional | FSM_A16               | U44.AG6                       | U65.D7, U57.R2    |
| U72.B3             | FSM bus flash address  | Bidirectional | FSM_A17               | U44.AD14                      | U65.E7, U57.R3    |
| U72.B11            | FSM bus flash address  | Bidirectional | FSM_A18               | U44.AE14                      | U65.B3, U57.R4    |
| U72.E8             | FSM bus flash address  | Bidirectional | FSM_A19               | U44.AE6                       | U65.C4, U57.R8    |
| U72.C8             | FSM bus flash address  | Bidirectional | FSM_A20               | U44.AA7                       | U65.D5, U57.R9    |
| U72.C11            | FSM bus flash address  | Bidirectional | FSM_A21               | U44.AD7                       | U65.D4, U57.R10   |
| U72.B8             | FSM bus flash address  | Bidirectional | FSM_A22               | U44.AG7                       | U65.C5, U57.R11   |
| U72.C4             | FSM bus flash address  | Bidirectional | FSM_A23               | U44.AJ6                       | U65.B8, U57.B1    |
| U72.B4             | FSM bus flash address  | Bidirectional | FSM_A24               | U44.AH6                       | U65.C8, U57.A1    |
| U72.A2             | FSM bus flash address  | Bidirectional | FSM_A25               | U44.Y15                       | U65.F8, U57.B11   |
| U72.B1             | FSM bus flash address  | Bidirectional | FSM_A26               | U44.AA15                      | U65.G8            |
| U72.E10            | FSM bus flash data   | Bidirectional | FSM_D0                | U44.AP9                       | U65.E3, U57.J10   |
| U72.A14            | FSM bus flash data   | Bidirectional | FSM_D1                | U44.AR8                       | U65.H3, U57.J11   |
| U72.F10            | FSM bus flash data   | Bidirectional | FSM_D2                | U44.N6                        | U65.E4, U57.K10   |
| U72.F11            | FSM bus flash data   | Bidirectional | FSM_D3                | U44.P6                        | U65.H4, U57.K11   |
| U72.C5             | FSM bus flash data   | Bidirectional | FSM_D4                | U44.AV8                       | U65.H5, U57.L10   |
| U72.D7             | FSM bus flash data   | Bidirectional | FSM_D5                | U44.AV7                       | U65.E5, U57.L11   |
| U72.F7             | FSM bus flash data   | Bidirectional | FSM_D6                | U44.AV10                      | U65.H6, U57.M10   |
| U72.C6             | FSM bus flash data   | Bidirectional | FSM_D7                | U44.AU10                      | U65.E6, U57.M11   |
| U72.D11            | FSM bus flash data   | Bidirectional | FSM_D8                | U44.AW8                       | U65.F3, U57.D10   |
| U72.B12            | FSM bus flash data   | Bidirectional | FSM_D9                | U44.AW9                       | U65.G3, U57.D11   |
| U72.F8             | FSM bus flash data   | Bidirectional | FSM_D10               | U44.AU9                       | U65.F4, U57.E10   |
| U72.E7             | FSM bus flash data   | Bidirectional | FSM_D11               | U44.AU8                       | U65.G4, U57.E11   |
| U72.D8             | FSM bus flash data   | Bidirectional | FSM_D12               | U44.AR7                       | U65.F5, U57.F10   |
| U72.D5             | FSM bus flash data   | Bidirectional | FSM_D13               | U44.AT8                       | U65.G6, U57.F11   |
| U72.D6             | FSM bus flash data   | Bidirectional | FSM_D14               | U44.AT6                       | U65.F6, U57.G10   |
| U72.E6             | FSM bus flash data   | Bidirectional | FSM_D15               | U44.AT7                       | U65.G7, U57.G11   |
| U72.H13            | FPGA initialization done LED.<br>Indicates that the FPGA is in user mode | Output        | INIT_DONE_LED         | —                             | D39.2             |

**Table 2–5. MAX II CPLD EPM2210 System Controller Device Pin-Out (Part 4 of 6)**

| EPM2210 Pin Number | Description   | Type          | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections   |
|--------------------|---|---------------|-----------------------|-------------------------------|---------------------|
| U72.N17            | Spare I/Os on the MAX II device and is designed as an I/O expander for the FPGA. Data can be passed through the MAX_STRATIX interface.      | Bidirectional | LINE_SIDE0            | —                             | J48.1               |
| U72.M13            |   | Bidirectional | LINE_SIDE1            | —                             | J48.3               |
| U72.N18            |   | Bidirectional | LINE_SIDE2            | —                             | J48.5               |
| U72.M12            |   | Bidirectional | LINE_SIDE3            | —                             | J48.7               |
| U72.M16            |   | Bidirectional | LINE_SIDE4            | —                             | J48.9               |
| U72.L16            |   | Bidirectional | LINE_SIDE5            | —                             | J48.11              |
| U72.M17            |   | Bidirectional | LINE_SIDE6            | —                             | J48.13              |
| U72.L15            |   | Bidirectional | LINE_SIDE7            | —                             | J48.15              |
| U72.M18            |   | Bidirectional | LINE_SIDE8            | —                             | J48.17              |
| U72.L14            |   | Bidirectional | LINE_SIDE9            | —                             | J48.19              |
| U72.M5             | Initiates a load of the selected image from the PFL   | Input         | LOAD                  | —                             | S11.2               |
| U72.R16            | Control signal between the MAX II system controller and the MAX II embedded USB-Blaster to indicate that configuration is done.             | Input         | MAX_2_MAX_INITD_ONE   | —                             | U80.J6              |
| U72.T16            | FPGA configuration done LED. Indicates that the FPGA is loaded with the new image.  | Output        | MAX_CONF_DONEn        | —                             | D37.2               |
| U72.T17            | FPGA configuration error LED  | Output        | MAX_ERROR             | —                             | D38.2               |
| U72.R15            | FPGA configuration active LED   | Output        | MAX_LOAD              | —                             | D36.2               |
| U72.V10            | FPGA to MAX II I/O expander address bus   | Input         | MAX_STRATIX_A0        | U44.AN34                      | —                   |
| U72.P10            |   | Input         | MAX_STRATIX_A1        | U44.AN33                      | —                   |
| U72.U11            |   | Input         | MAX_STRATIX_A2        | U44.AT39                      | —                   |
| U72.R10            |   | Input         | MAX_STRATIX_A3        | U44.AU39                      | —                   |
| U72.T15            | FPGA to MAX II I/O expander data bus  | Bidirectional | MAX_STRATIX_D0        | U44.AF38                      | —                   |
| U72.R12            |   | Bidirectional | MAX_STRATIX_D1        | U44.W38                       | —                   |
| U72.V14            |   | Bidirectional | MAX_STRATIX_D2        | U44.AG31                      | —                   |
| U72.P12            |   | Bidirectional | MAX_STRATIX_D3        | U44.AK39                      | —                   |
| U72.T13            | MAX_STRATIX interface ready indicator   | Input         | MAX_STRATIX_RDY       | U44.AU37                      | —                   |
| U72.V17            | Read-write signal for MAX_STRATIX interface.<br>Control signal from the FPGA to indicate that the FPGA is accessing the flash in BYTE mode. | Input         | MAX_STRATIX_RW        | U44.AU36                      | —                   |
| U72.C17            | Over-temperature indicator from the temperature sense circuit   | Input         | OVERTEMPn             | —                             | U70.4, D18.2, D42.2 |
| U72.N1             | Push-button to select which image to program into the FPGA  | Input         | PGM_SEL               | —                             | S10.2               |

**Table 2–5. MAX II CPLD EPM2210 System Controller Device Pin-Out (Part 5 of 6)**

| EPM2210 Pin Number | Description   | Type          | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|--------------------|---|---------------|-----------------------|-------------------------------|-------------------|
| U72.J6             | Single-ended clock input (limited to 300 MHz) in the MAX II device from clock tree A structure. | Input         | SE_CLKA_MAX           | —                             | U14.19            |
| U72.K6             | Single-ended clock input (limited to 300 MHz) in the MAX II device from clock tree B structure. | Input         | SE_CLKB_MAX           | —                             | U17.19            |
| U72.H5             | Chip select for the first current sense ADC   | Output        | SENSE_CE0             | —                             | U63.4             |
| U72.J2             | Chip select for the second current sense ADC  | Output        | SENSE_CE1             | —                             | U62.4             |
| U72.G18            | Status indicator for programming the FPGA   | Output        | STATUSN_LED           | —                             | D41.2             |
| U72.E15            | Temperature sense clock   | Output        | TSENSE_SMB_CLK        | —                             | U70.8             |
| U72.C16            | Temperature sense data  | Bidirectional | TSENSE_SMB_DATA       | —                             | U70.7             |
| U72.K4             | USB control and data interface. Connects to the MAX II embedded USB-Blaster to pass USB data.   | Bidirectional | USB_MAX_D0            | —                             | U80.L11           |
| U72.L2             |   | Bidirectional | USB_MAX_D1            | —                             | U80.C11           |
| U72.L6             |   | Bidirectional | USB_MAX_D2            | —                             | U80.D11           |
| U72.L3             |   | Bidirectional | USB_MAX_D3            | —                             | U80.E11           |
| U72.L5             |   | Bidirectional | USB_MAX_D4            | —                             | U80.F11           |
| U72.M1             |   | Bidirectional | USB_MAX_D5            | —                             | U80.H11           |
| U72.L4             |   | Bidirectional | USB_MAX_D6            | —                             | U80.L7            |
| U72.M2             |   | Bidirectional | USB_MAX_D7            | —                             | U80.L8            |
| U72.K2             |   | Output        | USB_MAX_PWR_ENn       | —                             | U80.L3            |
| U72.L1             |   | Output        | USB_MAX_RDn           | —                             | U80.L5            |
| U72.J5             |   | Input         | USB_MAX_RXFn          | —                             | U80.L2            |
| U72.K3             |   | Input         | USB_MAX_TXEn          | —                             | U80.L4            |
| U72.K5             |   | Output        | USB_MAX_WR            | —                             | U80.L6            |
| U72.R6             | User DIP switch   | Input         | USER_DIPSW0           | —                             | SW3.1             |
| U72.U4             | User DIP switch   | Input         | USER_DIPSW1           | —                             | SW3.2             |
| U72.T6             | User DIP switch   | Input         | USER_DIPSW2           | —                             | SW3.3             |
| U72.V4             | User DIP switch   | Input         | USER_DIPSW3           | —                             | SW3.4             |
| U72.N7             | User DIP switch   | Input         | USER_DIPSW4           | —                             | SW3.5             |
| U72.T5             | User DIP switch   | Input         | USER_DIPSW5           | —                             | SW3.6             |
| U72.P7             | User DIP switch   | Input         | USER_DIPSW6           | —                             | SW3.7             |
| U72.U5             | User DIP switch   | Input         | USER_DIPSW7           | —                             | SW3.8             |
| U72.C10            | User LED  | Output        | USER_LED0             | —                             | D24.2             |
| U72.A11            | User LED  | Output        | USER_LED1             | —                             | D23.2             |
| U72.C9             | User LED  | Output        | USER_LED2             | —                             | D22.2             |
| U72.B10            | User LED  | Output        | USER_LED3             | —                             | D21.2             |
| U72.U3             | User push-button  | Input         | USER_PB0              | —                             | S4.2              |

**Table 2–5. MAX II CPLD EPM2210 System Controller Device Pin-Out (Part 6 of 6)**

| EPM2210 Pin Number | Description  | Type   | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|--------------------|--|--------|-----------------------|-------------------------------|-------------------|
| U72.P6             | User push-button   | Input  | USER_PB1              | —                             | S3.2              |
| U72.T4             | User push-button   | Input  | USER_PB2              | —                             | S2.2              |
| U72.R7             | User push-button   | Input  | USER_PB3              | —                             | S1.2              |
| U72.N3             | Indicates which user Programmer Object File (.pof) is loaded into the FPGA | Output | USER1_POF             | —                             | D19.2             |
| U72.N5             |  | Output | USER2_POF             | —                             | D20.2             |
| U72.N2             |  | Output | USER3_POF             | —                             | D25.2             |
| U72.M4             | Indicates that factory .pof is loaded into the FPGA                        | Output | FACTORY_POF           | —                             | D26.2             |
| U72.H1             | LCD control signals  | Output | LCD_CS <sub>n</sub>   | —                             | J59.6             |
| U72.G7             |  | Output | LCD_D_Cn              | —                             | J59.4             |
| U72.J3             |  | Output | LCD_WEn               | —                             | J59.5             |
| U72.G6             | LCD data bus   | Output | LCD_DATA0             | —                             | J59.7             |
| U72.H2             | LCD data bus   | Output | LCD_DATA1             | —                             | J59.8             |
| U72.G5             | LCD data bus   | Output | LCD_DATA2             | —                             | J59.9             |
| U72.H3             | LCD data bus   | Output | LCD_DATA3             | —                             | J59.10            |
| U72.G4             | LCD data bus   | Output | LCD_DATA4             | —                             | J59.11            |
| U72.G1             | LCD data bus   | Output | LCD_DATA5             | —                             | J59.12            |
| U72.F6             | LCD data bus   | Output | LCD_DATA6             | —                             | J59.13            |
| U72.G2             | LCD data bus   | Output | LCD_DATA7             | —                             | J59.14            |

Table 2–6 lists the MAX II CPLD EPM2210 System Controller component reference and manufacturing information.

**Table 2–6. MAX II CPLD EPM2210 System Controller Component Reference and Manufacturing Information**

| Board Reference | Description   | Manufacturer       | Manufacturing Part Number | Manufacturer Website                               |
|-----------------|---|--------------------|---------------------------|--|
| U72             | IC - MAX II CPLD EPM2210<br>256FBGA -3 LF 1.8V VCCINT | Altera Corporation | EPM2210F256C3N            | <a href="http://www.altera.com">www.altera.com</a> |

## Configuration, Status, and Setup Elements

This section describes the board’s configuration, status, and setup elements.

### Configuration

The Stratix IV GT 100G development board supports three configuration methods:

- Embedded USB-Blaster is the default method for configuring the FPGA at any time using the Quartus II Programmer in JTAG mode with the supplied USB cable.
- MAX II+Flash Fast Passive Parallel (FPP) download is used for configuring the FPGA using stored images from flash memory on either power-up or pressing the load (S11) push-button.

- JTAG programming header (J61) is used for configuring the FPGA using an external USB-Blaster (not supplied) and the Quartus II Programmer.


The following sections describe each of these methods.

## Embedded USB-Blaster

Figure 2–4 shows the block diagram for the embedded USB-Blaster. The USB-Blaster is implemented using a USB Type-B connector (J60), a Future Technologies FT245BL USB PHY device (U79), and an Altera EPM240M100C4N MAX II CPLD. This allows the configuration of the FPGA using a USB cable directly connected between the USB port on the board and a USB port of a PC running the Quartus II software.

The embedded USB-Blaster is automatically disabled when an external USB-Blaster is connected to the JTAG chain at the JTAG programming header (J61).

**Figure 2–4. Embedded USB-Blaster**




## Fast Passive Parallel Download

Figure 2–5 shows the block diagram for the MAX II+Flash FPP configuration. This method is used for automatic configuration of the FPGA upon board power-up or reset with the configuration programming image stored in the flash memory. The FPP download controller is implemented within an Altera EPM240M100C4N MAX II CPLD (U72). This CPLD controller, together with the Numonyx PC28F00AM29EWL 1-Gb CFI NOR-type flash memory (U65), performs the FPP configuration upon board power-up or reset. The CPLD shares the flash interface with the FPGA. The configuration program select push-button, PGM\_SEL, (S10) selects between two .pof files (factory or user) stored in the flash. The FPP controller uses the Altera Parallel Flash Loader (PFL) megafunction to configure the FPGA by reading data from the flash and converting it to FPP format. This data is written to the FPGA's dedicated configuration pins during configuration.

Figure 2–5 shows the MAX II+Flash FPP configuration.

**Figure 2–5. MAX II+Flash FPP Configuration**




After a power-up or load event, the MAX II CPLD (U72) automatically configures the FPGA in FPP mode with either the pre-installed factory .pof file or a user .pof file. Additionally, three green configuration status LEDs (D39, D40, D41) indicate the status of the FPP configuration.

After configuration completes, you can determine which .pof image is loaded into the FPGA by observing the FACTORY\_POF LED (D26) or the USER1\_POF, USER2\_POF, USER3\_POF LEDs (D19, D20, D25).

### JTAG Programming Header

Figure 2–6 shows the schematic connections for the dedicated JTAG programming header (J61). This header provides another method for configuring the FPGA (U44) using an Altera USB-Blaster with the Quartus II Programmer running on a PC. The MAX II JTAG configuration jumper allows the MAX II CPLD device to be removed from the JTAG chain so that the FPGA is the only device on the JTAG chain.

**Figure 2–6. JTAG Programming Header**



## Status Elements

The development board includes board-specific status LEDs and switches for enabling and configuring various features on the board, as well as a 16 character  $\times$  2 line LCD for displaying board power and temperature measurements. This section describes these status and setup elements.

### Status LEDs

Surface mount LEDs indicate the various status of the board. A logic 0 is driven on the I/O port to turn the LED on while a logic 1 is driven to turn the LED off.

Table 2-7 lists the LED board references, names, and functional descriptions.

**Table 2-7. Status LEDs**

| Board Reference     | LED Name | LED Description  | Schematic Signal Name               | I/O Standard | Other Connections          |
|---------------------|----------|--|-------------------------------------|--------------|----------------------------|
| D7                  | Power    | Blue LED. Illuminates when the board power switch (SW1) is on. Driven by the 3.3-V regulator.                        | —                                   | —            | —                          |
| D12                 | DUPLEX   | Green LED. Illuminates to indicate Ethernet full duplex status. Driven by the Marvell 88E1111 PHY.                   | ENET_LED_DUPLEX                     | 2.5-V CMOS   | U66.60,<br>U66.70          |
| D13                 | 1000     | Green LED. Illuminates to indicate Ethernet linked at 1000-Mbps connection speed. Driven by the Marvell 88E1111 PHY. | ENET_LED_LINK1000                   |              | U66.73,<br>U44.AU35        |
| D14                 | 100      | Green LED. Illuminates to indicate Ethernet linked at 100-Mbps connection speed. Driven by the Marvell 88E1111 PHY.  | ENET_LED_LINK100                    |              | U66.74,<br>U44.AU35        |
| D15                 | 10       | Green LED. Illuminates to indicate Ethernet linked at 10-Mbps connection speed. Driven by the Marvell 88E1111 PHY.   | ENET_LED_LINK10                     |              | U66.64,<br>U66.76          |
| D16                 | TX       | Green LED. Blinks to indicate Ethernet PHY transmit activity. Driven by the Marvell 88E1111 PHY.                     | ENET_LED_TX                         |              | U66.68,<br>U66.61          |
| D17                 | RX       | Green LED. Blinks to indicate Ethernet PHY receive activity. Driven by the Marvell 88E1111 PHY.                      | ENET_LED_RX                         |              | U66.69,<br>U66.65          |
| D19,<br>D20,<br>D25 | User     | Green LED. Illuminates when the user <b>.pof</b> image is successfully programmed into the FPGA.                     | USER1_POF<br>USER2_POF<br>USER3_POF |              | U72.N3<br>U72.N5<br>U72.N2 |
| D26                 | Factory  | Green LED. Illuminates when the factory <b>.pof</b> image is successfully programmed into the FPGA.                  | FACTORY_POF                         |              | U72.M4                     |
| D27                 | USB      | Green LED. Blinks to indicate the embedded USB-Blaster activity.   | USB_LED                             | 3.3-V CMOS   | U80.L1                     |

**Table 2–7. Status LEDs**

| Board Reference | LED Name | LED Description   | Schematic Signal Name | I/O Standard | Other Connections |
|-----------------|----------|---|-----------------------|--------------|-------------------|
| D36             | Loading  | Green LED. Illuminates when the MAX II CPLD is actively configuring the FPGA. Driven by the MAX II System Controller CPLD.                            | MAX_LOAD              | 2.5-V CMOS   | U72.R15           |
| D37             | MAX_CONF | Green LED. Illuminates when the FPGA is successfully configured. Driven by the FPGA.  | MAX_CONF_DONE         |              | U72.H17           |
| D38             | Error    | Red LED. Illuminates when the MAX II CPLD EPM2210 System Controller fails to configure the FPGA. Driven by the MAX II CPLD EPM2210 System Controller. | MAX_ERROR             |              | U72.T17           |

Table 2–8 lists the board-specific LEDs component references and manufacturing information.

**Table 2–8. Status LEDs Component References and Manufacturing Information**

| Board Reference                            | Device Description | Manufacturer | Manufacturer Part Number | Manufacturer Website                             |
|--|--------------------|--------------|--------------------------|--|
| D12–D17, D19, D20, D25, D26, D27, D36, D37 | Green LEDs         | Lumex Inc.   | SML-LX1206GC-TR          | <a href="http://www.lumex.com">www.lumex.com</a> |
| D38  | Red LED            | Lumex Inc.   | SML-LX1206IC-TR          | <a href="http://www.lumex.com">www.lumex.com</a> |
| D7   | Blue LED           | Lumex Inc.   | SML-LX1206USBC-TR        | <a href="http://www.lumex.com">www.lumex.com</a> |

### Board Jumpers

Table 2–9 lists the board jumper references, names, and functional descriptions.

**Table 2–9. Board Jumpers**

| Board Reference | Jumper Name  | Description   |
|-----------------|--------------|---|
| J41             | MAXII BYPASS | <ul style="list-style-type: none"> <li>■ Jumper installed – the MAX II CPLD device (U72) is included in the JTAG programming chain.</li> <li>■ Jumper removed – the MAX II CPLD device (U72) is removed from the JTAG programming chain.</li> </ul> |
| J40             | USB_DISABLEn | <ul style="list-style-type: none"> <li>■ Jumper installed – the embedded USB-Blaster is disabled.</li> <li>■ Jumper removed (default) – the embedded USB-Blaster is enabled.</li> </ul>   |

### Push-Button Switches

Board reference S9 is the CPU reset push-button switch, CPU\_RESETn, which is an input to the Stratix IV GT device. The CPU\_RESETn is intended to be the master reset signal for the FPGA design loaded into the Stratix IV GT device. The CPU\_RESETn signal must be enabled within the Quartus II software for this reset function to work. Otherwise, the CPU\_RESETn acts as a regular I/O pin. When enabled in the Quartus II software, and then set to logic 1 on the board, this switch resets every register within the FPGA.

Board references S10-S12 are push-button switches for MAX II+Flash FPP configuration. Use the PGM\_SEL (S10) push-button to select the configuration programming image stored in the flash memory.

Table 2–10 lists the push-button switches references, names, and functional descriptions.

**Table 2–10. Push-Button Switches**

| Board Reference | Push-Button Switch Name | Description   |
|-----------------|-------------------------|---|
| S9              | CPU_RESETn              | Reset signal for the FPGA.  |
| S10             | PGM_SEL                 | Selects between two .pof files (factory or user) stored in the flash. |
| S11             | LOAD                    | Initiates loading of the FPGA.  |
| S12             | FACTORY                 | Initiates loading of factory design into the FPGA.                    |

Table 2–11 lists the push-button switches component references and the manufacturing information.

**Table 2–11. Push-Button Switches Component References and Manufacturing Information**

| Board Reference | Device Description   | Manufacturer          | Manufacturer Part Number | Manufacturer Website                                     |
|-----------------|----------------------|-----------------------|--------------------------|--|
| S9–S12          | Push-Button switches | Panasonic Corporation | EVQPAC07K                | <a href="http://www.panasonic.com">www.panasonic.com</a> |

## Setup Elements

The development board includes the board settings DIP switch as part of the setup elements.

### Board settings DIP switch

The development board includes a board settings DIP switch which controls various features specific to the board and the MAX II CPLD EPM2210 System Controller logic design.

Table 2–12 lists the board settings DIP switch controls and descriptions.

**Table 2–12. Board Settings DIP Switch Controls**

| Board Reference | Description   | Schematic Signal Name | I/O Standard | Other Connections | Settings (1)                 |
|-----------------|---|-----------------------|--------------|-------------------|------------------------------|
| SW2.1           | Disables the embedded USB-Blaster.  | USB_DISABLEn          | 2.5-V        | U80.H2            | 1: Enabled<br>0: Disabled    |
| SW2.2           | Selects SMA or PLL for the differential clock that goes to the global clock inputs of clock A tree structure. | DIFFCLKA_SEL          |              | U19.3             | 1: PLL input<br>0: SMA input |
| SW2.3           | Selects SMA or PLL that goes to the transceivers of clock A tree structure.                                   | REFCLKA_SEL           |              | U15.3             | 1: PLL input<br>0: SMA input |
| SW2.4           | Selects SMA or PLL for the single-ended clock that goes to the global clock inputs of clock A tree structure. | SE_CLKA_SEL           |              | U14.3             | 1: SMA input<br>0: PLL input |

**Table 2–12. Board Settings DIP Switch Controls**

| Board Reference | Description   | Schematic Signal Name | I/O Standard | Other Connections | Settings (1)                 |
|-----------------|---|-----------------------|--------------|-------------------|------------------------------|
| SW2.5           | Selects SMA or PLL for the differential clock that goes to the global clock inputs of clock B tree structure. | DIFFCLKB_SEL          | 2.5-V        | U18.3             | 1: PLL input<br>0: SMA input |
| SW2.6           | Selects SMA or PLL that goes to the transceivers of clock B tree structure.                                   | REFCLKB_SEL           |              | U20.28            | 1: SMA input<br>0: PLL input |
| SW2.7           | Selects SMA or PLL for the single-ended clock that goes to the global clock inputs of clock B tree structure. | SE_CLKB_SEL           |              | U17.3             | 1: SMA input<br>0: PLL input |
| SW2.8           | Enables the 644.53125-MHz clock.  | CLK644_EN             |              | X1.1              | 1: Enabled<br>0: Disabled    |

**Note to Table 2–12:**

- (1) When the switch is in the OFF position, a logic 1 is selected while in the ON position, a logic 0 is selected.

Table 2–13 lists the board settings DIP switch component reference and manufacturing information.

**Table 2–13. Board Settings DIP Switch Component References and Manufacturing Information**


| Board Reference | Device Description | Manufacturer         | Manufacturer Part Number | Manufacturer Website                                   |
|-----------------|--------------------|----------------------|--------------------------|--|
| SW2             | DIP switch         | Grayhill Corporation | 76SB08ST                 | <a href="http://www.grayhill.com">www.grayhill.com</a> |

## Clock Circuitry

This section describes the clock tree structure for the Stratix IV GT 100G Development board.

**Figure 2-7** shows the Stratix IV GT 100G development board clock circuitry.

**Figure 2-7. Stratix IV GT 100G Development Board Clock Circuitry**




The clock tree structure for the board is distributed into two—clock A and clock B. Clock A is for the Interlaken interface and clock B is for the line side interface. The PLL/buffer device (Si5338) sources both clock trees which is then distributed to the reference clock buffer (REF\_CLK) and to the differential clock buffer (DIFF\_CLK). The DIFF\_CLK buffer fans out the clock to dedicated clock inputs on the vertical I/Os of the FPGA. A third differential clock from the DIFF\_CLK buffer goes to the single-ended clock buffer (SE\_CLK). The SE\_CLK buffer distributes the clock to every side of the FPGA.

The REF\_CLK for clock A tree structure distributes its input clock to transceiver block 1 and 2 on the right side of the FPGA (or left side of the die). The REF\_CLK for clock B tree structure distributes the clock to all four transceiver blocks on the left side of the FPGA (or right side of the die).

Figure 2–7 shows the Stratix IV GT 100G development board clock tree structure.

**Figure 2–8. Stratix IV GT 100G Development Board Clock Tree Structure**



The clock distribution path is done using the board settings DIP switch (SW2). This DIP switch is located near the differential clock buffer B. Refer to [Table 2–12](#) on the switch settings and descriptions. The USB\_DISABLEn DIP switch is connected to the MAX II device and controls the traffic that passes through the USB connector.

Two PLL/buffer devices (Si5338) drive the DDR3 and QDR II interfaces clocks directly to the FPGA clock pins (as shown in the Figure 2–9).

**Figure 2–9. Memory Clocks**




Table 2–14 lists the clock signal names, board references, and functional descriptions.

**Table 2–14. Spread Spectrum Configuration DIP Switch Pin-Out (SW2) (Part 1 of 3)**

| Board Reference | Description                                    | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|--------------|-------------------------------|-------------------|
| U21.9           | XCVR PLL clock for differential clock buffer A | BUFFFA1_DIFF_CLK_P    | LVDS         | —                             | U19.6             |
| U21.10          | XCVR PLL clock for differential clock buffer A | BUFFFA1_DIFF_CLK_N    |              | —                             | U19.7             |
| U21.13          | XCVR PLL clock for reference clock buffer A    | BUFFFA2_REF_CLK_P     |              | —                             | U15.6             |
| U21.14          | XCVR PLL clock for reference clock buffer A    | BUFFFA2_REF_CLK_N     |              | —                             | U15.7             |
| U21.17          | XCVR PLL clock for differential clock buffer B | BUFFFB1_DIFF_CLK_P    |              | —                             | U18.6             |
| U21.18          | XCVR PLL clock for differential clock buffer B | BUFFFB1_DIFF_CLK_N    |              | —                             | U18.7             |
| U21.21          | XCVR PLL clock for reference clock buffer B    | BUFFFB2_REF_CLK_P     |              | —                             | U20.16            |
| U21.22          | XCVR PLL clock for reference clock buffer B    | BUFFFB2_REF_CLK_N     |              | —                             | U20.15            |
| U22.9           | DDR3 PLL clock A                               | DDR3_CLKA_P           |              | J21                           | —                 |
| U22.10          | DDR3 PLL clock A                               | DDR3_CLKA_N           |              | J20                           | —                 |
| U22.13          | DDR3 PLL clock B                               | DDR3_CLKB_P           |              | N24                           | —                 |
| U22.14          | DDR3 PLL clock B                               | DDR3_CLKB_N           |              | N23                           | —                 |
| U22.17          | DDR3 PLL clock C                               | DDR3_CLKC_P           |              | M22                           | —                 |
| U22.18          | DDR3 PLL clock C                               | DDR3_CLKC_N           |              | M21                           | —                 |
| U22.21          | DDR3 PLL clock D                               | DDR3_CLKD_P           |              | R23                           | —                 |

**Table 2–14. Spread Spectrum Configuration DIP Switch Pin-Out (SW2) (Part 2 of 3)**

| Board Reference | Description                                | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|--------------|-------------------------------|-------------------|
| U22.22          | DDR3 PLL clock D                           | DDR3_CLKD_N           | LVDS         | P23                           | —                 |
| U56.9           | QDR II PLL clock A                         | QDR2_CLKA_P           |              | AK21                          | —                 |
| U56.10          | QDR II PLL clock A                         | QDR2_CLKA_N           |              | AL22                          | —                 |
| U56.13          | QDR II PLL clock B                         | QDR2_CLKB_P           |              | AJ22                          | —                 |
| U56.14          | QDR II PLL clock B                         | QDR2_CLKB_N           |              | AK22                          | —                 |
| U56.17          | QDR II PLL clock C                         | QDR2_CLKC_P           |              | AJ24                          | —                 |
| U56.18          | QDR II PLL clock C                         | QDR2_CLKC_N           |              | AK23                          | —                 |
| U56.21          | QDR II PLL clock D                         | QDR2_CLKD_P           |              | AK24                          | —                 |
| U56.22          | QDR II PLL clock D                         | QDR2_CLKD_N           |              | AL25                          | —                 |
| U18.4           | SMA input for differential clock buffer B  | SMA_DIFF_CLKIN_P1     |              | —                             | J19.1             |
| U18.5           | SMA input for differential clock buffer B  | SMA_DIFF_CLKIN_N1     |              | —                             | J26.1             |
| U18.15          | Differential clock buffer B to FPGA fabric | BUFFB3_SE_CLK_P       |              | —                             | J17.5             |
| U18.14          | Differential clock buffer B to FPGA fabric | BUFFB3_SE_CLK_N       |              | —                             | J17.6             |
| U18.12          | Differential clock buffer B to SMA         | BUFFB_CLK_P           |              | —                             | J20.1             |
| U18.11          | Differential clock buffer B to SMA         | BUFFB_CLK_N           |              | —                             | J27.1             |
| U20.6           | SMA input for reference clock buffer B     | REFCLK_OSC_P          | 2.5-V CMOS   | —                             | J18.1             |
| U20.7           | SMA input for reference clock buffer B     | REFCLK_OSC_N          |              | —                             | J25.1             |
| U20.3           | Reference clock buffer B to transceivers   | REFCLK_QL0_P          |              | BB2                           | —                 |
| U20.4           |  | REFCLK_QL0_N          |              | BB1                           | —                 |
| U20.18          |  | REFCLK_QL1_P          |              | AK2                           | —                 |
| U20.19          |  | REFCLK_QL1_N          |              | AK1                           | —                 |
| U20.12          |  | REFCLK_QL2_P          |              | V2                            | —                 |
| U20.13          |  | REFCLK_QL2_N          |              | V1                            | —                 |
| U20.10          |  | REFCLK_QL3_P          |              | F2                            | —                 |
| U20.11          |  | REFCLK_QL3_N          |              | F1                            | —                 |
| U17.4           | SMA input for single-ended clock buffer B  | SE_CLKINB_SMA         | 2.5-V CMOS   | —                             | J14.1             |
| U17.23          | Single-ended clock buffer B                | SE_CLKB_L             |              | V7                            | —                 |
| U17.21          |  | SE_CLKB_R             |              | AD39                          | —                 |
| U17.19          |  | SE_CLKB_MAX           |              | —                             | U72.K6            |
| U17.13          |  | SE_CLKOUTB_SMA        |              | —                             | J15.1             |

**Table 2–14. Spread Spectrum Configuration DIP Switch Pin-Out (SW2) (Part 3 of 3)**

| Board Reference | Description                                     | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---|-----------------------|--------------|-------------------------------|-------------------|
| U19.4           | SMA input for differential clock buffer A       | SMA_DIFF_CLKIN_P0     | LVDS         | —                             | J21.1             |
| U19.5           | SMA input for differential clock buffer A       | SMA_DIFF_CLKIN_N0     |              | —                             | J28.1             |
| U19.20          | Differential clock buffer A to FPGA fabric      | DIFFCLK_B5_P          |              | AD6                           | —                 |
| U19.19          |   | DIFFCLK_B5_N          |              | AC6                           | —                 |
| U19.17          |   | DIFFCLK_B6_P          |              | W6                            | —                 |
| U19.16          |   | DIFFCLK_B6_N          |              | V6                            | —                 |
| U19.15          |   | BUFFA3_SE_CLK_P       |              | —                             | U14.5             |
| U19.14          |   | BUFFA3_SE_CLK_N       |              | —                             | U14.6             |
| U19.12          | Differential buffer A to SMA                    | BUFFA_DIFF_CLK_P      |              | —                             | J22.1             |
| U19.11          | Differential buffer A to SMA                    | BUFFA_DIFF_CLK_N      |              | —                             | J29.1             |
| U15.4           | SMA input for reference clock buffer A          | SMA_REF_CLKIN_P       |              | —                             | J6.1              |
| U15.5           | SMA input for reference clock buffer A          | SMA_REF_CLKIN_N       |              | —                             | J12.1             |
| U15.20          | Reference clock buffer A to the transceivers    | REFCLK_QR1_P          |              | AK43                          | —                 |
| U15.19          |   | REFCLK_QR1_N          |              | AK44                          | —                 |
| U15.17          |   | REFCLK_QR2_P          |              | V43                           | —                 |
| U15.16          |   | REFCLK_QR2_N          |              | V44                           | —                 |
| U15.15          |   | BUFFA_REF_CLK_P       |              | —                             | J7.1              |
| U15.14          |   | BUFFA_REF_CLK_N       |              | —                             | J13.1             |
| J47.1           | Reference clock SMA input to FPGA fabric        | REFCLK_QR0_P          | 2.5-V CMOS   | BC41                          | —                 |
| J54.1           |   | REFCLK_QR0_N          |              | BD41                          | —                 |
| J46.1           |   | REFCLK_QR3_P          |              | F43                           | —                 |
| J53.1           |   | REFCLK_QR3_N          |              | F44                           | —                 |
| U14.4           | SMA input for single-ended clock buffer A       | SE_CLKINA_SMA         |              | —                             | J3.1              |
| U14.23          | Single-ended clock buffer A                     | SE_CLKA_L             |              | AB6                           | —                 |
| U14.21          |   | SE_CLKA_R             |              | V39                           | —                 |
| U14.19          |   | SE_CLKA_MAX           |              | —                             | U72.J6            |
| U14.13          |   | SE_CLKOUTA_SMA        |              | —                             | J4.1              |
| U13.1           | 644-MHz reference clock buffer                  | CLK_644_P             | LVDS         | —                             | J10.1             |
| U13.2           | 644-MHz reference clock buffer                  | CLK_644_N             |              | —                             | J11.1             |
| U67.2           | 50-MHz single-ended clock buffer to FPGA fabric | CLKIN_50_FPGA         | 2.5-V CMOS   | AC39                          | —                 |
| U67.5           | 50-MHz single-ended clock to MAX                | CLKIN_50_MAX          |              | —                             | U72.J13           |

## PLL Frequency Setup

The PLL/buffer devices (Si5338) are pre-programmed to 706.25 MHz (U21) and 100 MHz (U22, U56). These can be dynamically programmed using the clock GUI through their I<sup>2</sup>C interface.

## Single-Ended Clocks

The single-ended clock buffers are located near the 644-MHz clock. Each single-ended clock buffer can use either a bench clock supplied to its SMA or the PLL clock from the on-board external PLLs. Refer to [Table 2-12](#) on how to select between SMA or PLL using the board settings DIP switch.


## General User Input/Output

This section describes the user I/O interface to the FPGA and MAX II CPLD EPM2210 System Controller, including the push-buttons switches, user LEDs, user DIP switches, and LCD. The I/O signals are connected between the FPGA and the MAX II CPLD EPM2210 System Controller to enable I/O expansion when necessary.

The MAX II CPLD EPM2210 System Controller passes the I/Os from the FPGA to the I/O elements connected on the MAX II CPLD.

[Figure 2-10](#) shows the general user I/O connection.

**Figure 2-10. General User I/O Connection**



## User Push-Button Switches

The development board includes eight push-button switches for user-defined logic input and one CPU reset. For information on the CPU reset push-button switch, refer to ["Push-Button Switches" on page 2-21](#).

Board references S1-S4 and S5-S8 are push-button switches that allow you to interact with the MAX II CPLD device and the Stratix IV GT device. When the switch is pressed and held down, the device pin is set to logic 0; when the switch is released, the device pin is set to logic 1. There is no board-specific function for these general user push-button switches.

**Table 2–15** lists the user push-button switch schematic signal names and their corresponding Stratix IV GX device pin numbers.

**Table 2–15. User Push-Button Switch Signal Names and Functions**

| Board Reference | Description                       | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|-----------------------------------|-----------------------|--------------|---------------------------------|-------------------|
| S1              | MAX II user push-button switches. | USER_PB3              | 2.5-V CMOS   | —                               | U72.R7            |
| S2              |                                   | USER_PB2              |              | —                               | U72.T4            |
| S3              |                                   | USER_PB1              |              | —                               | U72.P6            |
| S4              |                                   | USER_PB0              |              | —                               | U72.U3            |
| S5              | FPGA user push-button switches.   | FPGA_USER_PB3         |              | AN7                             | —                 |
| S6              |                                   | FPGA_USER_PB2         |              | AP6                             | —                 |
| S7              |                                   | FPGA_USER_PB1         |              | AL11                            | —                 |
| S8              |                                   | FPGA_USER_PB0         |              | AL10                            | —                 |

**Table 2–23** lists the user push-button switch component reference and the manufacturing information.

**Table 2–16. User Push-Button Switch Component References and Manufacturing Information**

| Board Reference | Device Description   | Manufacturer          | Manufacturer Part Number | Manufacturer Website                                     |
|-----------------|----------------------|-----------------------|--------------------------|--|
| S1–S8           | Push-Button switches | Panasonic Corporation | EVQPAC07K                | <a href="http://www.panasonic.com">www.panasonic.com</a> |

## User LEDs

This section describes all user-defined LEDs. For information on board specific or status LEDs, refer to “Status Elements” on page 2–20.

Board references D21 through D24 and D28 through D35 are 12 user LEDs which allow status and debugging signals to be driven to the LEDs from the designs loaded into the Stratix IV GT device. The LEDs illuminate when a logic 0 is driven, and turns off when a logic 1 is driven. There is no board-specific function for these LEDs.

**Table 2–17** lists the user-defined LED schematic signal names and their corresponding Stratix IV GT pin numbers.

**Table 2–17. User-Defined LED Schematic Signal Names and Functions**

| Board Reference | Description  | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|--|-----------------------|--------------|---------------------------------|-------------------|
| D21             | General purpose green surface mount (type 1206) User LEDs. | USER_LED3             | 2.5-V CMOS   | —                               | U72.B10           |
| D22             |  | USER_LED2             |              | —                               | U72.C9            |
| D23             |  | USER_LED1             |              | —                               | U72.A11           |
| D24             |  | USER_LED0             |              | —                               | U72.C10           |
| D28             |  | FPGA_USER_LED7        |              | J11                             | —                 |
| D29             |  | FPGA_USER_LED6        |              | U15                             | —                 |
| D30             |  | FPGA_USER_LED5        |              | H11                             | —                 |

**Table 2–17. User-Defined LED Schematic Signal Names and Functions**

| Board Reference | Description  | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|--|-----------------------|--------------|---------------------------------|-------------------|
| D31             | General purpose green surface mount (type 1206) User LEDs. | FPGA_USER_LED4        | 2.5-V CMOS   | J6                              | —                 |
| D32             |  | FPGA_USER_LED3        |              | H6                              | —                 |
| D33             |  | FPGA_USER_LED2        |              | R13                             | —                 |
| D34             |  | FPGA_USER_LED1        |              | N12                             | —                 |
| D35             |  | FPGA_USER_LED0        |              | G6                              | —                 |

Table 2–23 lists the component references and the manufacturing information.

**Table 2–18. Component Reference Input and Output Devices**

| Board Reference     | Device Description | Manufacturer | Manufacturer Part Number | Manufacturer Website                             |
|---------------------|--------------------|--------------|--------------------------|--|
| D21–D24,<br>D28–D35 | Green LEDs         | Lumex Inc.   | SML-LX1206GC-TR          | <a href="http://www.lumex.com">www.lumex.com</a> |

## User DIP Switches

Board references SW3 and SW4 are an 8-pin DIP switch with numbering marked on it to indicate the switch number. When the switch is in the ON position, a logic 1 is selected. When the switch is in the OFF position, a logic 0 is selected. The switches are user-defined, and are provided for additional FPGA input control. There is no board-specific function for these switches.

Table 2–19 lists the user-defined DIP switch schematic signal names and their corresponding Stratix IV GT pin numbers.

**Table 2–19. User-Defined DIP Switch Schematic Signal Names and Functions**

| Board Reference | Description                                       | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|---|-----------------------|--------------|---------------------------------|-------------------|
| SW3.1           | User-Defined DIP switch connected to FPGA device. | USER_DIPSW0           | 2.5-V CMOS   | —                               | U72.R6            |
| SW3.2           |   | USER_DIPSW1           |              | —                               | U72.U4            |
| SW3.3           |   | USER_DIPSW2           |              | —                               | U72.T6            |
| SW3.4           |   | USER_DIPSW3           |              | —                               | U72.V4            |
| SW3.5           |   | USER_DIPSW4           |              | —                               | U72.N7            |
| SW3.6           |   | USER_DIPSW5           |              | —                               | U72.T5            |
| SW3.7           |   | USER_DIPSW6           |              | —                               | U72.P7            |
| SW3.8           |   | USER_DIPSW7           |              | —                               | U72.U5            |
| SW4.1           |   | FPGA_USER_DIPSW0      |              | AD15                            | —                 |
| SW4.2           |   | FPGA_USER_DIPSW1      |              | AC15                            | —                 |
| SW4.3           |   | FPGA_USER_DIPSW2      |              | T15                             | —                 |
| SW4.4           |   | FPGA_USER_DIPSW3      |              | G8                              | —                 |
| SW4.5           |   | FPGA_USER_DIPSW4      |              | F9                              | —                 |
| SW4.6           |   | FPGA_USER_DIPSW5      |              | P13                             | —                 |

**Table 2–19. User-Defined DIP Switch Schematic Signal Names and Functions**

| Board Reference | Description                                       | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|---|-----------------------|--------------|---------------------------------|-------------------|
| SW4.7           | User-Defined DIP switch connected to FPGA device. | FPGA_USER_DIPSW6      | 2.5-V CMOS   | R14                             | —                 |
| SW4.8           |   | FPGA_USER_DIPSW7      |              | H10                             | —                 |

Table 2–20 lists the component references and the manufacturing information.

**Table 2–20. Component Reference Input and Output Devices**

| Board Reference | Device Description | Manufacturer         | Manufacturer Part Number | Manufacturer Website                                   |
|-----------------|--------------------|----------------------|--------------------------|--|
| SW3, SW4        | DIP switch         | Grayhill Corporation | 76SB08ST                 | <a href="http://www.grayhill.com">www.grayhill.com</a> |

## LCD

The development board contains a single 14-pin 0.1" pitch dual-row header that interfaces to a 16 character × 2 line Lumex LCD display. The LCD has a 14-pin receptacle that mounts directly to the board's 14-pin header, so it can be easily removed for access to components under the display. You can also use the header for debugging or other purposes.

Table 2–21 summarizes the LCD pin assignments. The signal names and directions are relative to the MAX II CPLD.

**Table 2–21. LCD Pin Assignments, Schematic Signal Names, and Functions**

| Board Reference | Description                | Schematic Signal Name | I/O Standard | Other Connections |
|-----------------|----------------------------|-----------------------|--------------|-------------------|
| J59.7           | LCD data bus 0             | LCD_DATA0             | 2.5-V CMOS   | U72.G6            |
| J59.8           | LCD data bus 1             | LCD_DATA1             |              | U72.H2            |
| J59.9           | LCD data bus 2             | LCD_DATA2             |              | U72.G5            |
| J59.10          | LCD data bus 3             | LCD_DATA3             |              | U72.H3            |
| J59.11          | LCD data bus 4             | LCD_DATA4             |              | U72.G4            |
| J59.12          | LCD data bus 5             | LCD_DATA5             |              | U72.G1            |
| J59.13          | LCD data bus 6             | LCD_DATA6             |              | U72.F6            |
| J59.14          | LCD data bus 7             | LCD_DATA7             |              | U72.G2            |
| J59.4           | LCD data or control signal | LCD_D_Cn              |              | U72.G7            |
| J59.5           | LCD write enable           | LCD_WEn               |              | U72.J3            |
| J59.6           | LCD chip select            | LCD_CSn               |              | U72.H1            |
| J59.1           | Power                      | VCC                   | 5.0-V        | —                 |
| J59.2, J59.3    | Ground                     | VSS                   | —            | —                 |

Table 2–22 shows the LCD pin definitions, and is an excerpt from the Lumex data sheet.

For more information such as timing, character maps, interface guidelines, and other related documentation, visit [www.lumex.com](http://www.lumex.com).

**Table 2–22. LCD Pin Definitions and Functions**

| Pin Number | Symbol          | Level     | Function  |               |
|------------|-----------------|-----------|---|---------------|
| 1          | V <sub>DD</sub> | —         | Power supply  | 5 V           |
| 2          | V <sub>SS</sub> | —         |   | GND (0 V)     |
| 3          | V <sub>0</sub>  | —         |   | For LCD drive |
| 4          | RS              | H/L       | Register select signal<br>H: Data input<br>L: Instruction input |               |
| 5          | R/W             | H/L       | H: Data read (module to MPU)<br>L: Data write (MPU to module)   |               |
| 6          | E               | H, H to L | Enable  |               |
| 7–14       | DB0–DB7         | H/L       | Data bus, software selectable 4-bit or 8-bit mode               |               |



The particular model used on this board does not have a backlight and therefore the LCD drive pin is not connected.

Table 2–23 lists the LCD component references and the manufacturing information.

**Table 2–23. LCD Component References And The Manufacturing Information**

| Board Reference | Device Description                     | Manufacturer | Manufacturer Part Number | Manufacturer Website                               |
|-----------------|--|--------------|--------------------------|--|
| J59             | 2×16 character display, 5×8 dot matrix | Lumex Inc.   | LCM-S01602DSR/C          | <a href="http://www.lumex.com">www.lumex.com</a>   |
|                 | 2×7 pin, 100 mil, vertical header      | Samtec       | TSM-107-01-G-DV          | <a href="http://www.samtec.com">www.samtec.com</a> |

## Flash Memory

The board features a Numonyx PC28F00AM29EWL 1-Gb CFI-compliant NOR-type flash memory device, which stores configuration files for the FPGA. Both MAX II CPLD (U72) and FPGA (U44) devices can access the flash. The MAX II accesses are for FPP configuration of the FPGA using the PFL Megafunction. The FPGA access to the flash's user space is provided for embedded NIOS applications.

Table 2–24 provides the pin-out information of the flash memory interface to the FPGA. The signal direction is with respect to the FPGA device.

**Table 2–24. Flash Memory Pin-Out (Part 1 of 3)**

| Board Reference | Description             | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|-------------------------|-----------------------|--------------|-------------------------------|-------------------|
| U65.E2          | Flash address bus bit 1 | FSM_A1                | 2.5-V CMOS   | AR6                           | —                 |
| U65.D2          | Flash address bus bit 2 | FSM_A2                |              | AL13                          | U57.R6, U72.E11   |
| U65.C2          | Flash address bus bit 3 | FSM_A3                |              | AV6                           | U57.P6, U72.B13   |
| U65.A2          | Flash address bus bit 4 | FSM_A4                |              | AN6                           | U57.A2, U72.A12   |
| U65.B2          | Flash address bus bit 5 | FSM_A5                |              | AA14                          | U57.A10, U72.A13  |
| U65.D3          | Flash address bus bit 6 | FSM_A6                |              | AN39                          | U57.B2, U72.C13   |

**Table 2–24. Flash Memory Pin-Out (Part 2 of 3)**

| Board Reference | Description              | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--------------------------|-----------------------|--------------|-------------------------------|-------------------|
| U65.C3          | Flash address bus bit 7  | FSM_A7                | 2.5-V CMOS   | T6                            | U57.B10, U72.C12  |
| U65.A3          | Flash address bus bit 8  | FSM_A8                |              | P7                            | U57.P2, U72.D10   |
| U65.B6          | Flash address bus bit 9  | FSM_A9                |              | Y14                           | U57.N6, U72.A7    |
| U65.A6          | Flash address bus bit 10 | FSM_A10               |              | AA31                          | U57.P3, U72.B6    |
| U65.C6          | Flash address bus bit 11 | FSM_A11               |              | AJ7                           | U57.P4, U72.B7    |
| U65.D6          | Flash address bus bit 12 | FSM_A12               |              | AK6                           | U57.P8, U72.C7    |
| U65.B7          | Flash address bus bit 13 | FSM_A13               |              | Y6                            | U57.P9, U72.A5    |
| U65.A7          | Flash address bus bit 14 | FSM_A14               |              | AA6                           | U57.P10, U72.B5   |
| U65.C7          | Flash address bus bit 15 | FSM_A15               |              | AF6                           | U57.P11, U72.A4   |
| U65.D7          | Flash address bus bit 16 | FSM_A16               |              | AG6                           | U57.R2, U72.A6    |
| U65.E7          | Flash address bus bit 17 | FSM_A17               |              | AD14                          | U57.R3, U72.B3    |
| U65.B3          | Flash address bus bit 18 | FSM_A18               |              | AE14                          | U57.R4, U72.B11   |
| U65.C4          | Flash address bus bit 19 | FSM_A19               |              | AE6                           | U57.R8, U72.E8    |
| U65.D5          | Flash address bus bit 20 | FSM_A20               |              | AA7                           | U57.R9, U72.C8    |
| U65.D4          | Flash address bus bit 21 | FSM_A21               |              | AD7                           | U57.R10, U72.C11  |
| U65.C5          | Flash address bus bit 22 | FSM_A22               |              | AG7                           | U57.R11, U72.B8   |
| U65.B8          | Flash address bus bit 23 | FSM_A23               |              | AJ6                           | U57.B1, U72.C4    |
| U65.C8          | Flash address bus bit 24 | FSM_A24               |              | AH6                           | U57.A1, U72.B4    |
| U65.F8          | Flash address bus bit 25 | FSM_A25               |              | Y15                           | U57.B11, U72.A2   |
| U65.G8          | Flash address bus bit 26 | FSM_A26               |              | AA15                          | U72.B1            |
| U65.E3          | Flash data bus bit 0     | FSM_D0                |              | AP9                           | U57.J10, U72.E10  |
| U65.H3          | Flash data bus bit 1     | FSM_D1                |              | AR8                           | U57.J11, U72.A14  |
| U65.E4          | Flash data bus bit 2     | FSM_D2                |              | N6                            | U57.K10, U72.F10  |
| U65.H4          | Flash data bus bit 3     | FSM_D3                |              | P6                            | U57.K11, U72.F11  |
| U65.H5          | Flash data bus bit 4     | FSM_D4                |              | AV8                           | U57.L10, U72.C5   |
| U65.E5          | Flash data bus bit 5     | FSM_D5                |              | AV7                           | U57.L11, U72.D7   |
| U65.H6          | Flash data bus bit 6     | FSM_D6                |              | AV10                          | U57.M10, U72.F7   |
| U65.E6          | Flash data bus bit 7     | FSM_D7                |              | AU10                          | U57.M11, U72.C6   |
| U65.F3          | Flash data bus bit 8     | FSM_D8                |              | AW8                           | U57.D10, U72.D11  |
| U65.G3          | Flash data bus bit 9     | FSM_D9                |              | AW9                           | U57.D11, U72.B12  |
| U65.F4          | Flash data bus bit 10    | FSM_D10               |              | AU9                           | U57.E10, U72.F8   |
| U65.G4          | Flash data bus bit 11    | FSM_D11               |              | AU8                           | U57.E11, U72.E7   |
| U65.F5          | Flash data bus bit 12    | FSM_D12               |              | AR7                           | U57.F10, U72.D8   |
| U65.G6          | Flash data bus bit 13    | FSM_D13               |              | AT8                           | U57.F11, U72.D5   |
| U65.F6          | Flash data bus bit 14    | FSM_D14               |              | AT6                           | U57.G10, U72.D6   |
| U65.G7          | Flash data bus bit 15    | FSM_D15               |              | AT7                           | U57.G11, U72.E6   |
| U65.B5          | Flash reset              | FLASH_RESETn          |              | —                             | U72.F9            |
| U65.F2          | Flash chip enable        | FLASH_CEn             |              | —                             | U72.D9            |

**Table 2–24. Flash Memory Pin-Out (Part 3 of 3)**

| Board Reference | Description         | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---------------------|-----------------------|--------------|-------------------------------|-------------------|
| U65.G2          | Flash output enable | FLASH_OEn             | 2.5-V CMOS   | —                             | U72.E9            |
| U65.A5          | Flash write enable  | FLASH_WEn             |              | —                             | U72.A8            |
| U65.B4          | Flash write protect | FLASH_WPn             |              | —                             | —                 |
| U65.A4          | Flash ready         | FLASH_RDYBSYn         |              | —                             | U72.B9            |
| U65.F7          | Flash byte enable   | FLASH_BYTEn           |              | —                             | U72.A9            |

Table 2–25 shows the flash memory map.

**Table 2–25. Flash Memory Map**

| Name     | Size (MB) | Address                    |
|----------|-----------|----------------------------|
| Reserved | 128       | 0x07FF.FFFF<br>0x07FE.0000 |
| USER     | 40        | 0x07FD.FFFF<br>0x052C.0000 |
| FACTORY  | 10        | 0x052B.FFFF<br>0x0486.0000 |



For more information on the flash memory map, refer to the *100G Development Kit, Stratix IV GT Edition User Guide*.

Table 2–26 lists the flash memory device component reference and manufacturing information.

**Table 2–26. Flash Memory Component References And The Manufacturing Information**

| Board Reference | Description         | Manufacturer | Manufacturing Part Number | Manufacturer Website                                 |
|-----------------|---------------------|--------------|---------------------------|--|
| U65             | 1-Gb NOR-type flash | Numonyx      | PC28F00AM29EWL            | <a href="http://www.numonyx.com">www.numonyx.com</a> |

## SSRAM

The Synchronous Static Random Access Memory (SSRAM) device consists of a single standard synchronous SRAM, providing 2 Mbyte with a 36-bit data bus. This device is part of the shared FSM bus, which connects to the flash memory, SSRAM, and the MAX II CPLD EPM2210 System Controller.

The device speed is 250 MHz single-data-rate. There is no minimum speed for this device. The theoretical bandwidth of this 32-bit memory interface is 8.0 Gbps for continuous bursts. The read latency for any address is two clocks, in which at 250 MHz, the latency is 10 ns and at 50 MHz, the latency is 40 ns. The write latency is one clock.

**Table 2–27** lists the SRAM pin assignments, signal names, and functions. The signal names and types are relative to the Stratix IV GT device in terms of I/O setting and direction.

**Table 2–27. SRAM Pin-Out (Part 1 of 3)**

| Board Reference | Description              | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--------------------------|-----------------------|--------------|-------------------------------|-------------------|
| U57.R6          | Flash address bus bit 2  | FSM_A2                | 2.5-V CMOS   | AL13                          | U65.D2, U72.E11   |
| U57.P6          | Flash address bus bit 3  | FSM_A3                |              | AV6                           | U65.C2, U72.B13   |
| U57.A2          | Flash address bus bit 4  | FSM_A4                |              | AN6                           | U65.A2, U72.A12   |
| U57.A10         | Flash address bus bit 5  | FSM_A5                |              | AA14                          | U65.B2, U72.A13   |
| U57.B2          | Flash address bus bit 6  | FSM_A6                |              | AN39                          | U65.D3, U72.C13   |
| U57.B10         | Flash address bus bit 7  | FSM_A7                |              | T6                            | U65.C3, U72.C12   |
| U57.P2          | Flash address bus bit 8  | FSM_A8                |              | P7                            | U65.A3, U72.D10   |
| U57.N6          | Flash address bus bit 9  | FSM_A9                |              | Y14                           | U65.B6, U72.A7    |
| U57.P3          | Flash address bus bit 10 | FSM_A10               |              | AA31                          | U65.A6, U72.B6    |
| U57.P4          | Flash address bus bit 11 | FSM_A11               |              | AJ7                           | U65.C6, U72.B7    |
| U57.P8          | Flash address bus bit 12 | FSM_A12               |              | AK6                           | U65.D6, U72.C7    |
| U57.P9          | Flash address bus bit 13 | FSM_A13               |              | Y6                            | U65.B7, U72.A5    |
| U57.P10         | Flash address bus bit 14 | FSM_A14               |              | AA6                           | U65.A7, U72.B5    |
| U57.P11         | Flash address bus bit 15 | FSM_A15               |              | AF6                           | U65.C7, U72.A4    |
| U57.R2          | Flash address bus bit 16 | FSM_A16               |              | AG6                           | U65.D7, U72.A6    |
| U57.R3          | Flash address bus bit 17 | FSM_A17               |              | AD14                          | U65.E7, U72.B3    |
| U57.R4          | Flash address bus bit 18 | FSM_A18               |              | AE14                          | U65.B3, U72.B11   |
| U57.R8          | Flash address bus bit 19 | FSM_A19               |              | AE6                           | U65.C4, U72.E8    |
| U57.R9          | Flash address bus bit 20 | FSM_A20               |              | AA7                           | U65.D5, U72.C8    |
| U57.R10         | Flash address bus bit 21 | FSM_A21               |              | AD7                           | U65.D4, U72.C11   |
| U57.R11         | Flash address bus bit 22 | FSM_A22               |              | AG7                           | U65.C5, U72.B8    |
| U57.B1          | Flash address bus bit 23 | FSM_A23               |              | AJ6                           | U65.B8, U72.C4    |
| U57.A1          | Flash address bus bit 24 | FSM_A24               |              | AH6                           | U65.C8, U72.B4    |
| U57.B11         | Flash address bus bit 25 | FSM_A25               |              | Y15                           | U65.F8, U72.A2    |
| U57.J10         | Flash data bus bit 0     | FSM_D0                |              | AP9                           | U65.E3, U72.E10   |
| U57.J11         | Flash data bus bit 1     | FSM_D1                |              | AR8                           | U65.H3, U72.A14   |
| U57.K10         | Flash data bus bit 2     | FSM_D2                |              | N6                            | U65.E4, U72.F10   |
| U57.K11         | Flash data bus bit 3     | FSM_D3                |              | P6                            | U65.H4, U72.F11   |
| U57.L10         | Flash data bus bit 4     | FSM_D4                |              | AV8                           | U65.H5, U72.C5    |
| U57.L11         | Flash data bus bit 5     | FSM_D5                |              | AV7                           | U65.E5, U72.D7    |
| U57.M10         | Flash data bus bit 6     | FSM_D6                |              | AV10                          | U65.H6, U72.F7    |
| U57.M11         | Flash data bus bit 7     | FSM_D7                |              | AU10                          | U65.E6, U72.C6    |
| U57.D10         | Flash data bus bit 8     | FSM_D8                |              | AW8                           | U65.F3, U72.D11   |
| U57.D11         | Flash data bus bit 9     | FSM_D9                |              | AW9                           | U65.G3, U72.B12   |

**Table 2–27. SSRAM Pin-Out (Part 2 of 3)**

| Board Reference | Description                 | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|-----------------------------|-----------------------|--------------|-------------------------------|-------------------|
| U57.E10         | Flash data bus bit 10       | FSM_D10               | 2.5-V CMOS   | AU9                           | U65.F4, U72.F8    |
| U57.E11         | Flash data bus bit 11       | FSM_D11               |              | AU8                           | U65.G4, U72.E7    |
| U57.F10         | Flash data bus bit 12       | FSM_D12               |              | AR7                           | U65.F5, U72.D8    |
| U57.F11         | Flash data bus bit 13       | FSM_D13               |              | AT8                           | U65.G6, U72.D5    |
| U57.G10         | Flash data bus bit 14       | FSM_D14               |              | AT6                           | U65.F6, U72.D6    |
| U57.G11         | Flash data bus bit 15       | FSM_D15               |              | AT7                           | U65.G7, U72.E6    |
| U57.D1          | Flash data bus bit 16       | FSM_D16               |              | AJ14                          | —                 |
| U57.D2          | Flash data bus bit 17       | FSM_D17               |              | AK14                          | —                 |
| U57.E1          | Flash data bus bit 18       | FSM_D18               |              | AT11                          | —                 |
| U57.E2          | Flash data bus bit 19       | FSM_D19               |              | AU11                          | —                 |
| U57.F1          | Flash data bus bit 20       | FSM_D20               |              | AM11                          | —                 |
| U57.F2          | Flash data bus bit 21       | FSM_D21               |              | AN11                          | —                 |
| U57.G1          | Flash data bus bit 22       | FSM_D22               |              | AM12                          | —                 |
| U57.G2          | Flash data bus bit 23       | FSM_D23               |              | AN12                          | —                 |
| U57.J1          | Flash data bus bit 24       | FSM_D24               |              | AH14                          | —                 |
| U57.J2          | Flash data bus bit 25       | FSM_D25               |              | AG15                          | —                 |
| U57.K1          | Flash data bus bit 26       | FSM_D26               |              | AR11                          | —                 |
| U57.K2          | Flash data bus bit 27       | FSM_D27               |              | AP11                          | —                 |
| U57.L1          | Flash data bus bit 28       | FSM_D28               |              | AT10                          | —                 |
| U57.L2          | Flash data bus bit 29       | FSM_D29               |              | AT9                           | —                 |
| U57.M1          | Flash data bus bit 30       | FSM_D30               |              | AN9                           | —                 |
| U57.M2          | Flash data bus bit 31       | FSM_D31               |              | AN8                           | —                 |
| U57.N11         | Data bus parity byte lane 0 | SSRAM_DQP0            |              | —                             | —                 |
| U57.C11         | Data bus parity byte lane 1 | SSRAM_DQP1            |              | —                             | —                 |
| U57.C1          | Data bus parity byte lane 2 | SSRAM_DQP2            |              | —                             | —                 |
| U57.N1          | Data bus parity byte lane 3 | SSRAM_DQP3            |              | —                             | —                 |
| U57.B6          | Clock                       | SSRAM_CLK             |              | —                             | —                 |
| U57.B8          | Output enable               | SSRAM_OEn             |              | —                             | —                 |
| U57.A3          | Output enable               | SSRAM_OE1n            |              | —                             | —                 |
| U57.B3          | Chip enable                 | SSRAM_CE2             |              | —                             | —                 |
| U57.A6          | Chip enable                 | SSRAM_CEn3            |              | —                             | —                 |
| U57.R1          | Mode                        | SSRAM_MODE            |              | —                             | —                 |
| U57.B5          | Byte lane 0 write enable    | SSRAM_BWn0            |              | —                             | —                 |
| U57.A5          | Byte lane 1 write enable    | SSRAM_BWn1            |              | —                             | —                 |
| U57.A4          | Byte lane 2 write enable    | SSRAM_BWn2            |              | —                             | —                 |
| U57.B4          | Byte lane 3 write enable    | SSRAM_BWn3            |              | —                             | —                 |
| U57.A7          | Byte write enable           | SSRAM_BWE             |              | —                             | —                 |
| U57.B7          | Global write enable         | SSRAM_GWn             |              | —                             | —                 |

**Table 2-27. SSRAM Pin-Out (Part 3 of 3)**

| Board Reference | Description               | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---------------------------|-----------------------|--------------|-------------------------------|-------------------|
| U57.A8          | Address status controller | SSRAM_ADSCn           | 2.5-V CMOS   | —                             | —                 |
| U57.B9          | Address status processor  | SSRAM_ADSPn           |              | —                             | —                 |
| U57.A9          | Address valid             | SSRAM_ADVn            |              | —                             | —                 |

Table 2-28 lists the flash memory device component reference and manufacturing information.

**Table 2-28. SSRAM Component References And The Manufacturing Information**

| Board Reference | Description  | Manufacturer | Manufacturing Part Number | Manufacturer Website                                 |
|-----------------|--|--------------|---------------------------|--|
| U57             | Standard synchronous pipelined SCD, 512K × 36 bit, 250 MHz | Cypress      | CY7C1480V25-200BZC        | <a href="http://www.cypress.com">www.cypress.com</a> |

## Components and Interfaces

This section describes the development board's communication ports, memory, and interface cards relative to the Stratix IV GT device. The development board supports the following components and interfaces:

- Transceiver Interfaces
  - QSFP Interface
  - Small Form-Factor Pluggable (SFP+) Interface
  - CFP Interface
  - Interlaken Interface
- External Memory
  - DDR3 Interface
  - QDR II Interface
- Ethernet RGMII Interface

### Transceiver Interfaces

The Stratix IV GT 100G development board includes four transceiver interfaces that utilize 36 transceiver channels. There are four channels on the QSFP interface, 10 channels on the CFP interface, two channels on the SFP+, and 20 channels that make up the Interlaken interface.

## QSFP Interface

The QSFP Interface consists of four full-duplex transceiver channels. Table 2-29 lists the pin assignments for the QSFP interface and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2-29. QSFP Interface Pin Assignments, Schematic Signal Names, and Functions**

| Board Reference | Description   | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---|-----------------------|-------------------------------|-------------------|
| J34.36          | Transmit XCVR pair 0 from FPGA  | QSFP_TX_P0            | U44.BA7                       | —                 |
| J34.37          | Transmit XCVR pair 0 from FPGA  | QSFP_TX_N0            | U44.BB7                       | —                 |
| J34.3           | Transmit XCVR pair 1 from FPGA  | QSFP_TX_P1            | U44.BA5                       | —                 |
| J34.2           | Transmit XCVR pair 1 from FPGA  | QSFP_TX_N1            | U44.BB5                       | —                 |
| J34.33          | Transmit XCVR pair 2 from FPGA  | QSFP_TX_P2            | U44.AU4                       | —                 |
| J34.34          | Transmit XCVR pair 2 from FPGA  | QSFP_TX_N2            | U44.AU3                       | —                 |
| J34.6           | Transmit XCVR pair 3 from FPGA  | QSFP_TX_P3            | U44.AR4                       | —                 |
| J34.5           | Transmit XCVR pair 3 from FPGA  | QSFP_TX_N3            | U44.AR3                       | —                 |
| J34.17          | Receive XCVR pair 0 from FPGA   | QSFP_RX_P0            | U44.BC8                       | —                 |
| J34.18          | Receive XCVR pair 0 from FPGA   | QSFP_RX_N0            | U44.BD8                       | —                 |
| J34.22          | Receive XCVR pair 1 from FPGA   | QSFP_RX_P1            | U44.BC6                       | —                 |
| J34.21          | Receive XCVR pair 1 from FPGA   | QSFP_RX_N1            | U44.BD6                       | —                 |
| J34.14          | Receive XCVR pair 2 from FPGA   | QSFP_RX_P2            | U44.AV2                       | —                 |
| J34.15          | Receive XCVR pair 2 from FPGA   | QSFP_RX_N2            | U44.AV1                       | —                 |
| J34.25          | Receive XCVR pair 3 from FPGA   | QSFP_RX_P3            | U44.AT2                       | —                 |
| J34.24          | Receive XCVR pair 3 from FPGA   | QSFP_RX_N3            | U44.AT1                       | —                 |
| J34.8           | Module select input:<br>0: Select module for 2-wire serial communication<br>1: Module not available for 2-wire serial communication | QSFP_MOD_SELN         | U44.AA38                      | —                 |
| J34.31          | Low power mode input:<br>0: Set module for high-power mode<br>1: Set module for low-power mode (maximum power consumption is 1.5 W) | QSFP_LP_MODE          | U44.Y39                       | —                 |
| J34.9           | Module reset input:<br>0: Reset module<br>1: Normal mode  | QSFP_RSTN             | U44.Y38                       | —                 |
| J34.11          | 2-wire serial clock input   | QSFP_SCL              | U44.AB39                      | —                 |
| J34.12          | 2-wire serial data  | QSFP_SDA              | U44.AA39                      | —                 |

**Table 2–29. QSFP Interface Pin Assignments, Schematic Signal Names, and Functions**

| Board Reference | Description  | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|-------------------------------|-------------------|
| J34.8           | Module interrupt output:<br>0: Possible module operational fault<br>1: Normal mode | QSFP_INTERRUPTN       | U44.M37                       | —                 |
| J34.7           | Module present (output):<br>0: Module present (inserted)<br>1: Module absent       | QSFP_MOD_PRSN         | U44.M38                       | —                 |

### SFP+ Interface

The development board consists of two SFP+ interfaces. One SFP+ interface (SFPA) connects to the Stratix IV GT transceivers through an electronic dispersion compensation (EDC) chip. The EDC chip includes retimer devices which enable the SFP+ interface to achieve 11.3-Gbps. The second SFP+ interface (SFPB) does not have an EDC chip and connects directly to the Stratix IV GT transceivers. The SFP+ interfaces consist of one full-duplex 11.3-Gbps transceiver channel.

Table 2–30 lists the pin assignments for the SFP+ interface (SFPA) and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2–30. SFP+ Interface (SFPA) Pin Assignments, Schematic Signal Names, and Functions**

| Board Reference | Description  | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|-------------------------------|-------------------|
| J32.8           | Signal loss indicator from the SFP+ interface  | SFPA_LOS              | U44.AD30                      | —                 |
| J32.6           | Module present indicator from the SFP+ interface   | SFPA_MODO_PRSNTN      | U44.AH39                      | —                 |
| J32.5           | Two-wire serial interface clock line   | SFPA_MOD1_SCL         | U44.AG39                      | —                 |
| J32.4           | Two-wire serial interface data line  | SFPA_MOD2_SDA         | U44.AF39                      | —                 |
| J32.7           | Rate select 0. Controls the SFP+ interface receiver. When input signaling is high, the rate is > 4.25 GBps and when input signaling is low, the rate ≤ 4.25 GBps.    | SFPA_RATESEL0         | U44.AE30                      | —                 |
| J32.9           | Rate select 1. Controls the SFP+ interface transmitter. When input signaling is high, the rate is > 4.25 GBps and when input signaling is low, the rate ≤ 4.25 GBps. | SFPA_RATESEL1         | U44.AE31                      | —                 |
| J32.12          | Received data (output from SFP+ interface)   | SFPA_RXN              | —                             | EDC               |
| J32.13          | Received data (output from SFP+ interface)   | SFPA_RXP              | —                             | EDC               |
| J32.19          | Transmitted data (input to SFP+ interface)   | SFPA_TXN              | —                             | EDC               |
| J32.18          | Transmitted data (input to SFP+ interface)   | SFPA_TXP              | —                             | EDC               |
| J32.3           | Turns off and disables the transmitter laser output  | SFPA_TXDISABLE        | U44.AG38                      | —                 |
| J32.2           | Interface transmitter fault  | SFPA_TXFAULT          | U44.AD29                      | —                 |

Table 2–31 lists the pin assignments for the SFP+ interface (SFPB) and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2–31. SFP+ Interface (SFPB) Pin Assignments, Schematic Signal Names, and Functions**

| Board Reference | Description  | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|-------------------------------|-------------------|
| J31.8           | Signal loss indicator from the SFP+ interface  | SFPB_LOS              | U44.AL34                      | —                 |
| J31.6           | Module present indicator from the SFP+ interface   | SFPB_MOD0_PRSNTN      | U44.AN38                      | —                 |
| J31.5           | Two-wire serial interface clock line   | SFPB_MOD1_SCL         | U44.AP35                      | —                 |
| J31.4           | Two-wire serial interface data line  | SFPB_MOD2_SDA         | U44.AP36                      | —                 |
| J31.7           | Rate select 0. Controls the SFP+ interface receiver. When input signaling is high, the rate is > 4.25 GBps and when input signaling is low, the rate ≤ 4.25 GBps.    | SFPB_RATESEL0         | U44.AT37                      | —                 |
| J31.9           | Rate select 1. Controls the SFP+ interface transmitter. When input signaling is high, the rate is > 4.25 GBps and when input signaling is low, the rate ≤ 4.25 GBps. | SFPB_RATESEL1         | U44.AT38                      | —                 |
| J31.12          | Received data (output from SFP+ interface)   | SFPB_RX_N             | U44.A7                        | —                 |
| J31.13          | Received data (output from SFP+ interface)   | SFPB_RX_P             | U44.B7                        | —                 |
| J31.19          | Transmitted data (input to SFP+ interface)   | SFPB_TX_N             | U44.C8                        | —                 |
| J31.18          | Transmitted data (input to SFP+ interface)   | SFPB_TX_P             | U44.D6                        | —                 |
| J31.3           | Turns off and disables the transmitter laser output  | SFPB_TXDISABLE        | U44.AR37                      | —                 |
| J31.2           | Interface transmitter fault  | SFPB_TXFAULT          | U44.AM33                      | —                 |

Table 2–32 lists the SFP+ interfaces component reference and manufacturing information.

**Table 2–32. SFP+ interfaces Component Reference And Manufacturing Information**

| Board Reference | Description  | Manufacturer | Manufacturing Part Number | Manufacturer Website                                 |
|-----------------|--|--------------|---------------------------|--|
| J31, J32        | SFP+ connector   | Samtec       | MECT-110-01-M-D-RA1       | <a href="http://www.samtec.com">www.samtec.com</a>   |
| U32             | Single port 10-Gbps bidirectional EDC soft clock data recovery (CDR) | Vitesse      | VSC8240XIB-01             | <a href="http://www.vitesse.com">www.vitesse.com</a> |

## CFP Interface

The CFP interface consists of 10 full-duplex transceiver channels. One of the CFP modules that the Stratix IV GT 100G development board interfaces with is the Reflex Photonics CFP 100G optical module.

Table 2-33 lists the pin assignments for the CFP interface and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2-33. CFP Interface Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 3)**

| Board Reference | Description                    | Schematic Signal Name | i/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--------------------------------|-----------------------|--------------|-------------------------------|-------------------|
| J37.113         | Transmit XCVR pair 0 from FPGA | CFP_TX_P0             | 1.2-V PCML   | AN4                           | —                 |
| J37.114         | Transmit XCVR pair 0 from FPGA | CFP_TX_N0             |              | AN3                           | —                 |
| J37.116         | Transmit XCVR pair 1 from FPGA | CFP_TX_P1             |              | AL4                           | —                 |
| J37.117         | Transmit XCVR pair 1 from FPGA | CFP_TX_N1             |              | AL3                           | —                 |
| J37.119         | Transmit XCVR pair 2 from FPGA | CFP_TX_P2             |              | AE4                           | —                 |
| J37.120         | Transmit XCVR pair 2 from FPGA | CFP_TX_N2             |              | AE3                           | —                 |
| J37.122         | Transmit XCVR pair 3 from FPGA | CFP_TX_P3             |              | AC4                           | —                 |
| J37.123         | Transmit XCVR pair 3 from FPGA | CFP_TX_N3             |              | AC3                           | —                 |
| J37.125         | Transmit XCVR pair 4 from FPGA | CFP_TX_P4             |              | AA4                           | —                 |
| J37.126         | Transmit XCVR pair 4 from FPGA | CFP_TX_N4             |              | AA3                           | —                 |
| J37.128         | Transmit XCVR pair 5 from FPGA | CFP_TX_P5             |              | W4                            | —                 |
| J37.129         | Transmit XCVR pair 5 from FPGA | CFP_TX_N5             |              | W3                            | —                 |
| J37.131         | Transmit XCVR pair 6 from FPGA | CFP_TX_P6             |              | N4                            | —                 |
| J37.132         | Transmit XCVR pair 6 from FPGA | CFP_TX_N6             |              | N3                            | —                 |
| J37.134         | Transmit XCVR pair 7 from FPGA | CFP_TX_P7             |              | L4                            | —                 |
| J37.135         | Transmit XCVR pair 7 from FPGA | CFP_TX_N7             |              | L3                            | —                 |
| J37.137         | Transmit XCVR pair 8 from FPGA | CFP_TX_P8             |              | J4                            | —                 |
| J37.138         | Transmit XCVR pair 8 from FPGA | CFP_TX_N8             |              | J3                            | —                 |
| J37.140         | Transmit XCVR pair 9 from FPGA | CFP_TX_P9             |              | G4                            | —                 |
| J37.141         | Transmit XCVR pair 9 from FPGA | CFP_TX_N9             |              | G3                            | —                 |
| J37.79          | Receive XCVR pair 0 to FPGA    | CFP_RX_P0             |              | AP2                           | —                 |
| J37.80          | Receive XCVR pair 0 to FPGA    | CFP_RX_N0             |              | AP1                           | —                 |
| J37.82          | Receive XCVR pair 1 to FPGA    | CFP_RX_P1             |              | AM2                           | —                 |
| J37.83          | Receive XCVR pair 1 to FPGA    | CFP_RX_N1             |              | AM1                           | —                 |
| J37.85          | Receive XCVR pair 2 to FPGA    | CFP_RX_P2             |              | AF2                           | —                 |
| J37.86          | Receive XCVR pair 2 to FPGA    | CFP_RX_N2             |              | AF1                           | —                 |
| J37.88          | Receive XCVR pair 3 to FPGA    | CFP_RX_P3             |              | AD2                           | —                 |
| J37.89          | Receive XCVR pair 3 to FPGA    | CFP_RX_N3             |              | AD1                           | —                 |
| J37.91          | Receive XCVR pair 4 to FPGA    | CFP_RX_P4             |              | AB2                           | —                 |
| J37.92          | Receive XCVR pair 4 to FPGA    | CFP_RX_N4             |              | AB1                           | —                 |
| J37.94          | Receive XCVR pair 5 to FPGA    | CFP_RX_P5             |              | Y2                            | —                 |
| J37.95          | Receive XCVR pair 5 to FPGA    | CFP_RX_N5             |              | Y1                            | —                 |

**Table 2–33. CFP Interface Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 3)**

| Board Reference | Description  | Schematic Signal Name | i/O Standard | Stratix IV GT Device Pin Name | Other Connections |  |
|-----------------|--|-----------------------|--------------|-------------------------------|-------------------|--|
| J37.97          | Receive XCVR pair 6 to FPGA  | CFP_RX_P6             | 1.2-V PCML   | P2                            | —                 |  |
| J37.98          | Receive XCVR pair 6 to FPGA  | CFP_RX_N6             |              | P1                            | —                 |  |
| J37.100         | Receive XCVR pair 7 to FPGA  | CFP_RX_P7             |              | M2                            | —                 |  |
| J37.101         | Receive XCVR pair 7 to FPGA  | CFP_RX_N7             |              | M1                            | —                 |  |
| J37.103         | Receive XCVR pair 8 to FPGA  | CFP_RX_P8             |              | K2                            | —                 |  |
| J37.104         | Receive XCVR pair 8 to FPGA  | CFP_RX_N8             |              | K1                            | —                 |  |
| J37.106         | Receive XCVR pair 9 to FPGA  | CFP_RX_P9             |              | H2                            | —                 |  |
| J37.107         | Receive XCVR pair 9 to FPGA  | CFP_RX_N9             |              | H1                            | —                 |  |
| J37.41          | Global alarm.  | CFP_GLB_ALRM          |              | H9                            | —                 |  |
|                 | 0: Alarm on in MDIO alarm register<br>1: Alarm off   |                       |              |                               |                   |  |
| J37.48          | Management data clock  | CFP_T_MDC             |              | H8                            | —                 |  |
| J37.47          | Management data I/O (bi-directional data)  | CFP_T_MDIO            |              | H7                            | —                 |  |
| J37.38          | Module absent.<br>0: Module present. Pull-up resistor on the host<br>1 or NC: Module absent  | CFP_MOD_ABS           |              | L10                           | —                 |  |
|                 | Module low-power mode.<br>0: Power-on enabled<br>1 or NC: Module in low-power (safe) mode  |                       |              | J9                            | —                 |  |
| J37.39          | Module reset.<br>0: Reset<br>1 or NC: Module enabled. Pull-down resistor on the module   | CFP_MOD_RST           |              | M12                           | —                 |  |
|                 | Programmable alarm 1 set via MDIO and MSA for RXS, RX CDR lock indication.<br>0: Locked<br>1: Unlocked   |                       |              | N10                           | —                 |  |
| J37.34          | Programmable alarm 2 set via MDIO and MSA ( <code>HIPWR_ON</code> ).<br>0: Module not powered-up<br>1: Module power-up completed                             | CFP_PRG_ALRM2         |              | M10                           | —                 |  |
|                 | Programmable alarm 3 set via MDIO and MSA for module initialization ( <code>MOD_READY</code> ).<br>0: Initialization not done<br>1: Initialization completed |                       |              | F7                            | —                 |  |

**Table 2–33. CFP Interface Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 3)**

| Board Reference | Description  | Schematic Signal Name | i/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|--------------|-------------------------------|-------------------|
| J37.30          | Programmable control 1 set via MDIO and MSA for TX and RX IC reset (TRXIC_RSTn)<br>0: Reset<br>1 or NC: Enabled or not in use                              | CFP_PRG_CNTL1         | 1.2-V PCML   | U14                           | —                 |
| J37.31          | Programmable control 2 set via MDIO and MSA for hardware power interlock (LSB).<br>00: < 8 W<br>01: < 16 W<br>10: < 24 W<br>11 or NC: > 24 W or not in use | CFP_PRG_CNTL2         |              | U13                           | —                 |
| J37.32          | Programmable control 3 set via MDIO and MSA for hardware power interlock (MSB).<br>00: < 8 W<br>01: < 16 W<br>10: < 24 W<br>11 or NC: > 24 W or not in use | CFP_PRG_CNTL3         |              | J8                            | —                 |
| J37.46          | MDIO port address  | CFP_T_PRTADR0         |              | K8                            | —                 |
| J37.45          | MDIO port address  | CFP_T_PRTADR1         |              | L9                            | —                 |
| J37.44          | MDIO port address  | CFP_T_PRTADR2         |              | V14                           | —                 |
| J37.43          | MDIO port address  | CFP_T_PRTADR3         |              | V15                           | —                 |
| J37.42          | MDIO port address  | CFP_T_PRTADR4         |              | J7                            | —                 |
| J37.147         | Input reference clock  | CFP_REFCLK_N          |              | —                             | U16.14            |
| J37.146         | Input reference clock  | CFP_REFCLK_P          |              | —                             | U16.15            |
| J37.40          | Receiver loss of optical signal on any channel.<br>0: Normal condition.<br>1: Signal loss.   | CFP_RX_LOS            |              | F8                            | —                 |
| J37.77          | Only used for optical waveform testing.  | CFP_RX_MCLK_N         |              | —                             | J51.1             |
| J37.76          | Only used for optical waveform testing.  | CFP_RX_MCLK_P         |              | —                             | J44.1             |

Table 2–32 lists the CFP interface component reference and manufacturing information.

**Table 2–34. CFP interface Component Reference And Manufacturing Information**

| Board Reference | Description                         | Manufacturer | Manufacturing Part Number | Manufacturer Website                               |
|-----------------|-------------------------------------|--------------|---------------------------|--|
| J37             | CFP host board receptacle connector | AMP/Tyco     | 2057630-1                 | <a href="http://www.samtec.com">www.samtec.com</a> |

### Interlaken Interface

The Interlaken interface consists of 20 full-duplex transceiver channels with AC-coupling on the receiver data.

Table 2–35 lists the pin assignments for the Interlaken interface and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2–35. Interlaken Interface Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 4)**

| Board Reference | Description                     | Schematic Signal Name | i/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---------------------------------|-----------------------|--------------|-------------------------------|-------------------|
| J57.A7          | Transmit XCVR pair 0 from FPGA  | INT_TX_P0             | 1.2-V PCML   | AG41                          | —                 |
| J57.B7          | Transmit XCVR pair 0 from FPGA  | INT_TX_N0             |              | AG42                          | —                 |
| J57.D6          | Transmit XCVR pair 1 from FPGA  | INT_TX_P1             |              | AL41                          | —                 |
| J57.E6          | Transmit XCVR pair 1 from FPGA  | INT_TX_N1             |              | AL42                          | —                 |
| J57.D8          | Transmit XCVR pair 2 from FPGA  | INT_TX_P2             |              | AE41                          | —                 |
| J57.E8          | Transmit XCVR pair 2 from FPGA  | INT_TX_N2             |              | AE42                          | —                 |
| J57.A9          | Transmit XCVR pair 3 from FPGA  | INT_TX_P3             |              | AC41                          | —                 |
| J57.B9          | Transmit XCVR pair 3 from FPGA  | INT_TX_N3             |              | AC42                          | —                 |
| J57.A3          | Transmit XCVR pair 4 from FPGA  | INT_TX_P4             |              | AW41                          | —                 |
| J57.B3          | Transmit XCVR pair 4 from FPGA  | INT_TX_N4             |              | AW42                          | —                 |
| J57.D2          | Transmit XCVR pair 5 from FPGA  | INT_TX_P5             |              | BA38                          | —                 |
| J57.E2          | Transmit XCVR pair 5 from FPGA  | INT_TX_N5             |              | BB38                          | —                 |
| J57.D4          | Transmit XCVR pair 6 from FPGA  | INT_TX_P6             |              | AU41                          | —                 |
| J57.E4          | Transmit XCVR pair 6 from FPGA  | INT_TX_N6             |              | AU42                          | —                 |
| J57.A5          | Transmit XCVR pair 7 from FPGA  | INT_TX_P7             |              | AN41                          | —                 |
| J57.B5          | Transmit XCVR pair 7 from FPGA  | INT_TX_N7             |              | AN42                          | —                 |
| J57.G5          | Transmit XCVR pair 8 from FPGA  | INT_TX_P8             |              | AR41                          | —                 |
| J57.H5          | Transmit XCVR pair 8 from FPGA  | INT_TX_N8             |              | AR42                          | —                 |
| J57.G3          | Transmit XCVR pair 9 from FPGA  | INT_TX_P9             |              | BA40                          | —                 |
| J57.H3          | Transmit XCVR pair 9 from FPGA  | INT_TX_N9             |              | BB40                          | —                 |
| J30.A7          | Transmit XCVR pair 10 from FPGA | INT_TX_P10            |              | B42                           | —                 |
| J30.B7          | Transmit XCVR pair 10 from FPGA | INT_TX_N10            |              | A42                           | —                 |
| J30.D6          | Transmit XCVR pair 11 from FPGA | INT_TX_P11            |              | G41                           | —                 |
| J30.E6          | Transmit XCVR pair 11 from FPGA | INT_TX_N11            |              | G42                           | —                 |
| J30.D8          | Transmit XCVR pair 12 from FPGA | INT_TX_P12            |              | D39                           | —                 |

**Table 2–35. Interlaken Interface Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 4)**

| Board Reference | Description                     | Schematic Signal Name | i/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---------------------------------|-----------------------|--------------|-------------------------------|-------------------|
| J30.E8          | Transmit XCVR pair 12 from FPGA | INT_TX_N12            | 1.2-V PCML   | C39                           | —                 |
| J30.A9          | Transmit XCVR pair 13 from FPGA | INT_TX_P13            |              | D37                           | —                 |
| J30.B9          | Transmit XCVR pair 13 from FPGA | INT_TX_N13            |              | C37                           | —                 |
| J30.A3          | Transmit XCVR pair 14 from FPGA | INT_TX_P14            |              | R41                           | —                 |
| J30.B3          | Transmit XCVR pair 14 from FPGA | INT_TX_N14            |              | R42                           | —                 |
| J30.D2          | Transmit XCVR pair 15 from FPGA | INT_TX_P15            |              | AA41                          | —                 |
| J30.E2          | Transmit XCVR pair 15 from FPGA | INT_TX_N15            |              | AA42                          | —                 |
| J30.D4          | Transmit XCVR pair 16 from FPGA | INT_TX_P16            |              | N41                           | —                 |
| J30.E4          | Transmit XCVR pair 16 from FPGA | INT_TX_N16            |              | N42                           | —                 |
| J30.A5          | Transmit XCVR pair 17 from FPGA | INT_TX_P17            |              | J41                           | —                 |
| J30.B5          | Transmit XCVR pair 17 from FPGA | INT_TX_N17            |              | J42                           | —                 |
| J30.G5          | Transmit XCVR pair 18 from FPGA | INT_TX_P18            |              | L41                           | —                 |
| J30.H5          | Transmit XCVR pair 18 from FPGA | INT_TX_N18            |              | L42                           | —                 |
| J30.G3          | Transmit XCVR pair 19 from FPGA | INT_TX_P19            |              | W41                           | —                 |
| J30.H3          | Transmit XCVR pair 19 from FPGA | INT_TX_N19            |              | W42                           | —                 |
| J39.A7          | Receive XCVR pair 0 to FPGA     | INT_CAP_RX_P0         |              | AH43                          | —                 |
| J39.B7          | Receive XCVR pair 0 to FPGA     | INT_CAP_RX_N0         |              | AH44                          | —                 |
| J39.D6          | Receive XCVR pair 1 to FPGA     | INT_CAP_RX_P1         |              | AM43                          | —                 |
| J39.E6          | Receive XCVR pair 1 to FPGA     | INT_CAP_RX_N1         |              | AM44                          | —                 |
| J39.D8          | Receive XCVR pair 2 to FPGA     | INT_CAP_RX_P2         |              | AF43                          | —                 |
| J39.E8          | Receive XCVR pair 2 to FPGA     | INT_CAP_RX_N2         |              | AF44                          | —                 |
| J39.A9          | Receive XCVR pair 3 to FPGA     | INT_CAP_RX_P3         |              | AD43                          | —                 |
| J39.B9          | Receive XCVR pair 3 to FPGA     | INT_CAP_RX_N3         |              | AD44                          | —                 |
| J39.A3          | Receive XCVR pair 4 to FPGA     | INT_CAP_RX_P4         |              | AY43                          | —                 |
| J39.B3          | Receive XCVR pair 4 to FPGA     | INT_CAP_RX_N4         |              | AY44                          | —                 |
| J39.D2          | Receive XCVR pair 5 to FPGA     | INT_CAP_RX_P5         |              | BC37                          | —                 |
| J39.E2          | Receive XCVR pair 5 to FPGA     | INT_CAP_RX_N5         |              | BD37                          | —                 |
| J39.D4          | Receive XCVR pair 6 from FPGA   | INT_CAP_RX_P6         |              | AV43                          | —                 |
| J39.E4          | Receive XCVR pair 6 from FPGA   | INT_CAP_RX_N6         |              | AV44                          | —                 |
| J39.A5          | Receive XCVR pair 7 from FPGA   | INT_CAP_RX_P7         |              | AP43                          | —                 |
| J39.B5          | Receive XCVR pair 7 from FPGA   | INT_CAP_RX_N7         |              | AP44                          | —                 |
| J39.G5          | Receive XCVR pair 8 from FPGA   | INT_CAP_RX_P8         |              | AT43                          | —                 |
| J39.H5          | Receive XCVR pair 8 from FPGA   | INT_CAP_RX_N8         |              | AT44                          | —                 |
| J39.G3          | Receive XCVR pair 9 from FPGA   | INT_CAP_RX_P9         |              | BC39                          | —                 |
| J39.H3          | Receive XCVR pair 9 from FPGA   | INT_CAP_RX_N9         |              | BD39                          | —                 |
| J5.A7           | Receive XCVR pair 10 from FPGA  | INT_CAP_RX_P10        |              | D43                           | —                 |
| J5.B7           | Receive XCVR pair 10 from FPGA  | INT_CAP_RX_N10        |              | D44                           | —                 |
| J5.D6           | Receive XCVR pair 11 from FPGA  | INT_CAP_RX_P11        |              | H43                           | —                 |

**Table 2–35. Interlaken Interface Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 4)**

| Board Reference | Description   | Schematic Signal Name  | i/O Standard  | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---|------------------------|---------------|-------------------------------|-------------------|
| J5.E6           | Receive XCVR pair 11 from FPGA  | INT_CAP_RX_N11         | 1.2-V<br>PCML | H44                           | —                 |
| J5.D8           | Receive XCVR pair 12 from FPGA  | INT_CAP_RX_P12         |               | B40                           | —                 |
| J5.E8           | Receive XCVR pair 12 from FPGA  | INT_CAP_RX_N12         |               | A40                           | —                 |
| J5.A9           | Receive XCVR pair 13 from FPGA  | INT_CAP_RX_P13         |               | B38                           | —                 |
| J5.B9           | Receive XCVR pair 13 from FPGA  | INT_CAP_RX_N13         |               | A38                           | —                 |
| J5.A3           | Receive XCVR pair 14 from FPGA  | INT_CAP_RX_P14         |               | T43                           | —                 |
| J5.B3           | Receive XCVR pair 14 from FPGA  | INT_CAP_RX_N14         |               | T44                           | —                 |
| J5.D2           | Receive XCVR pair 15 from FPGA  | INT_CAP_RX_P15         |               | AB43                          | —                 |
| J5.E2           | Receive XCVR pair 15 from FPGA  | INT_CAP_RX_N15         |               | AB44                          | —                 |
| J5.D4           | Receive XCVR pair 16 from FPGA  | INT_CAP_RX_P16         |               | P43                           | —                 |
| J5.E4           | Receive XCVR pair 16 from FPGA  | INT_CAP_RX_N16         |               | P44                           | —                 |
| J5.A5           | Receive XCVR pair 17 from FPGA  | INT_CAP_RX_P17         |               | K43                           | —                 |
| J5.B5           | Receive XCVR pair 17 from FPGA  | INT_CAP_RX_N17         |               | K44                           | —                 |
| J5.G5           | Receive XCVR pair 18 from FPGA  | INT_CAP_RX_P18         |               | M43                           | —                 |
| J5.H5           | Receive XCVR pair 18 from FPGA  | INT_CAP_RX_N18         |               | M44                           | —                 |
| J5.G3           | Receive XCVR pair 19 from FPGA  | INT_CAP_RX_P19         |               | Y43                           | —                 |
| J5.H3           | Receive XCVR pair 19 from FPGA  | INT_CAP_RX_N19         |               | Y44                           | —                 |
| J39.B1          | Receive clock for the first 10 bits of the bus                                | INT_LSB_CON_RX_CLK_N   | LVCMOS        | —                             | J38.1             |
| J39.A1          | Receive clock for the first 10 bits of the bus                                | INT_LSB_CON_RX_CLK_P   |               | —                             | J36.1             |
| J39.E10         | Receive flow control clock signal for the first 10 bits of the bus            | INT_LSB_CON_RX_FC_CK   |               | V32                           | —                 |
| J39.H7          | Receive flow control data signal for the first 10 bits of the bus             | INT_LSB_CON_RX_FC_DATA |               | M39                           | —                 |
| J39.H9          | Receive flow control synchronization signal for the first 10 bits of the bus  | INT_LSB_CON_RX_FC_SYNC | 1.2-V<br>PCML | R38                           | —                 |
| J57.B1          | Transmit clock for the first 10 bits of the bus                               | INT_LSB_CON_TX_CLK_N   |               | BB44                          | —                 |
| J57.A1          | Transmit clock for the first 10 bits of the bus                               | INT_LSB_CON_TX_CLK_P   |               | BB43                          | —                 |
| J57.E10         | Transmit flow control clock signal for the first 10 bits of the bus           | INT_LSB_CON_TX_FC_CK   |               | R39                           | —                 |
| J57.H7          | Transmit flow control data signal for the first 10 bits of the bus            | INT_LSB_CON_TX_FC_DATA | LVCMOS        | N39                           | —                 |
| J57.H9          | Transmit flow control synchronization signal for the first 10 bits of the bus | INT_LSB_CON_TX_FC_SYNC |               | U32                           | —                 |

**Table 2–35. Interlaken Interface Pin Assignments, Schematic Signal Names, and Functions (Part 4 of 4)**

| Board Reference | Description  | Schematic Signal Name  | i/O Standard  | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|------------------------|---------------|-------------------------------|-------------------|
| J5.B1           | Receive clock for the second 10 bits of the bus                                | INT_MSB_CON_RX_CLK_N   | 1.2-V<br>PCML | —                             | J35.1             |
| J5.A1           | Receive clock for the second 10 bits of the bus                                | INT_MSB_CON_RX_CLK_P   |               | —                             | J33.1             |
| J5.E10          | Receive flow control clock signal for the second 10 bits of the bus            | INT_MSB_CON_RX_FC_CK   | LVCMOS        | AP39                          | —                 |
| J5.H7           | Receive flow control data signal for the second 10 bits of the bus             | INT_MSB_CON_RX_FC_DATA |               | AN35                          | —                 |
| J5.H9           | Receive flow control synchronization signal for the second 10 bits of the bus  | INT_MSB_CON_RX_FC_SYNC |               | AM35                          | —                 |
| J30.B1          | Transmit clock for the second 10 bits of the bus                               | INT_MSB_CON_TX_CLK_N   | 1.2-V<br>PCML | E42                           | —                 |
| J30.A1          | Transmit clock for the second 10 bits of the bus                               | INT_MSB_CON_TX_CLK_P   |               | E41                           | —                 |
| J30.E10         | Transmit flow control clock signal for the second 10 bits of the bus           | INT_MSB_CON_TX_FC_CK   | LVCMOS        | L38                           | —                 |
| J30.H7          | Transmit flow control data signal for the second 10 bits of the bus            | INT_MSB_CON_TX_FC_DATA |               | AN37                          | —                 |
| J30.H9          | Transmit flow control synchronization signal for the second 10 bits of the bus | INT_MSB_CON_TX_FC_SYNC |               | AR39                          | —                 |

Table 2–36 lists the Interlaken interface component reference and manufacturing information.

**Table 2–36. Interlaken interface Component Reference And Manufacturing Information**

| Board Reference | Description                     | Manufacturer | Manufacturing Part Number | Manufacturer Website                         |
|-----------------|---------------------------------|--------------|---------------------------|--|
| J30, J57        | Interlaken interface header     | FCI          | 10035515-101LF            | <a href="http://www.fci.com">www.fci.com</a> |
| J5, J39         | Interlaken interface receptical | FCI          | 10045722-101LF            | <a href="http://www.fci.com">www.fci.com</a> |

## External Memory Interfaces

This section describes the board’s memory interface support, signal names, types, and connectivity relative to the Stratix IV GT device.

The development board contains two types of external memory interfaces that utilizes the top, bottom, and some sides of the Stratix IV GT device.

- DDR3 Interface—eight 16-bit DDR3 devices that comprise of 4x32 independent interfaces.
- QDR II Interface—four 18-bit QDR II devices that comprise of 4x18 independent interfaces.



For more information about the memory interfaces, refer to the *External Memory Interface Handbook*.

## DDR3 Interface

The DDR3 interface consists of eight DDR3 devices, each providing a 64-MB interface with a 16-bit data bus.

Table 2–37 lists the pin assignments for the DDR3 interface and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 8)**

| Board Reference        | Description           | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|------------------------|-----------------------|-----------------------|-------------------------------|-------------------|
| <b>DDR3A Interface</b> |                       |                       |                               |                   |
| U36.N3, U37.N3         | Address bus           | DDR3A_A0              | U44.C19                       | —                 |
| U36.P7, U37.P7         | Address bus           | DDR3A_A1              | U44.T23                       | —                 |
| U36.P3, U37.P3         | Address bus           | DDR3A_A2              | U44.D21                       | —                 |
| U36.N2, U37.N2         | Address bus           | DDR3A_A3              | U44.D20                       | —                 |
| U36.P8, U37.P8         | Address bus           | DDR3A_A4              | U44.L16                       | —                 |
| U36.P2, U37.P2         | Address bus           | DDR3A_A5              | U44.C20                       | —                 |
| U36.R8, U37.R8         | Address bus           | DDR3A_A6              | U44.P19                       | —                 |
| U36.R2, U37.R2         | Address bus           | DDR3A_A7              | U44.D22                       | —                 |
| U36.T8, U37.T8         | Address bus           | DDR3A_A8              | U44.R18                       | —                 |
| U36.R3, U37.R3         | Address bus           | DDR3A_A9              | U44.C22                       | —                 |
| U36.L7, U37.L7         | Address bus           | DDR3A_A10             | U44.J25                       | —                 |
| U36.R7, U37.R7         | Address bus           | DDR3A_A11             | U44.M25                       | —                 |
| U36.N7, U37.N7         | Address bus           | DDR3A_A12             | U44.K20                       | —                 |
| U36.M2, U37.M2         | Bank address bus      | DDR3A_BA0             | U44.D19                       | —                 |
| U36.N8, U37.N8         | Bank address bus      | DDR3A_BA1             | U44.R24                       | —                 |
| U36.M3, U37.M3         | Bank address bus      | DDR3A_BA2             | U44.C18                       | —                 |
| U36.K3, U37.K3         | Column address select | DDR3A_CASN            | U44.J24                       | —                 |
| U36.K7, U37.K7         | Clock input N         | DDR3A_CK_N            | U44.D23                       | —                 |
| U36.J7, U37.J7         | Clock input P         | DDR3A_CK_P            | U44.D24                       | —                 |
| U36.K9, U37.K9         | Clock enable          | DDR3A_CKE             | U44.M16                       | —                 |
| U36.L2, U37.L2         | Chip select           | DDR3A_CSN             | U44.G14                       | —                 |
| U37.E3                 | Data bus              | DDR3A_DQ0             | U44.D14                       | —                 |
| U37.F7                 | Data bus              | DDR3A_DQ1             | U44.C12                       | —                 |
| U37.F2                 | Data bus              | DDR3A_DQ2             | U44.C14                       | —                 |
| U37.F8                 | Data bus              | DDR3A_DQ3             | U44.C10                       | —                 |
| U37.H3                 | Data bus              | DDR3A_DQ4             | U44.C13                       | —                 |
| U37.H8                 | Data bus              | DDR3A_DQ5             | U44.B10                       | —                 |
| U37.G2                 | Data bus              | DDR3A_DQ6             | U44.B14                       | —                 |
| U37.H7                 | Data bus              | DDR3A_DQ7             | U44.B11                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 8)**

| Board Reference        | Description               | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|------------------------|---------------------------|-----------------------|-------------------------------|-------------------|
| U37.D7                 | Data bus                  | DDR3A_DQ8             | U44.E11                       | —                 |
| U37.C3                 | Data bus                  | DDR3A_DQ9             | U44.D11                       | —                 |
| U37.C8                 | Data bus                  | DDR3A_DQ10            | U44.F11                       | —                 |
| U37.C2                 | Data bus                  | DDR3A_DQ11            | U44.E13                       | —                 |
| U37.A7                 | Data bus                  | DDR3A_DQ12            | U44.F13                       | —                 |
| U37.A2                 | Data bus                  | DDR3A_DQ13            | U44.D12                       | —                 |
| U37.B8                 | Data bus                  | DDR3A_DQ14            | U44.F12                       | —                 |
| U37.A3                 | Data bus                  | DDR3A_DQ15            | U44.D10                       | —                 |
| U36.E3                 | Data bus                  | DDR3A_DQ16            | U44.K13                       | —                 |
| U36.F7                 | Data bus                  | DDR3A_DQ17            | U44.J14                       | —                 |
| U36.F2                 | Data bus                  | DDR3A_DQ18            | U44.J12                       | —                 |
| U36.F8                 | Data bus                  | DDR3A_DQ19            | U44.L14                       | —                 |
| U36.H3                 | Data bus                  | DDR3A_DQ20            | U44.G12                       | —                 |
| U36.H8                 | Data bus                  | DDR3A_DQ21            | U44.H13                       | —                 |
| U36.G2                 | Data bus                  | DDR3A_DQ22            | U44.J13                       | —                 |
| U36.H7                 | Data bus                  | DDR3A_DQ23            | U44.H14                       | —                 |
| U36.D7                 | Data bus                  | DDR3A_DQ24            | U44.N17                       | —                 |
| U36.C3                 | Data bus                  | DDR3A_DQ25            | U44.N15                       | —                 |
| U36.C8                 | Data bus                  | DDR3A_DQ26            | U44.R15                       | —                 |
| U36.C2                 | Data bus                  | DDR3A_DQ27            | U44.N16                       | —                 |
| U36.A7                 | Data bus                  | DDR3A_DQ28            | U44.P14                       | —                 |
| U36.A2                 | Data bus                  | DDR3A_DQ29            | U44.M14                       | —                 |
| U36.B8                 | Data bus                  | DDR3A_DQ30            | U44.P17                       | —                 |
| U36.A3                 | Data bus                  | DDR3A_DQ31            | U44.N14                       | —                 |
| U37.G3                 | Data strobe N byte lane 0 | DDR3A_DQS_N0          | U44.A13                       | —                 |
| U37.F3                 | Data strobe P byte lane 0 | DDR3A_DQS_P0          | U44.B13                       | —                 |
| U37.B7                 | Data strobe N byte lane 1 | DDR3A_DQS_N1          | U44.E14                       | —                 |
| U37.C7                 | Data strobe P byte lane 1 | DDR3A_DQS_P1          | U44.F14                       | —                 |
| U36.G3                 | Data strobe N byte lane 2 | DDR3A_DQS_N2          | U44.J15                       | —                 |
| U36.F3                 | Data strobe P byte lane 2 | DDR3A_DQS_P2          | U44.K15                       | —                 |
| U36.B7                 | Data strobe N byte lane 3 | DDR3A_DQS_N3          | U44.P16                       | —                 |
| U36.C7                 | Data strobe P byte lane 3 | DDR3A_DQS_P3          | U44.R16                       | —                 |
| U36.K1, U37.K1         | On-die termination        | DDR3A_ODT             | U44.G15                       | —                 |
| U36.J3, U37.J3         | Row address select        | DDR3A_RASN            | U44.H23                       | —                 |
| U36.T2, U37.T2         | Reset                     | DDR3A_RSTN            | U44.G23                       | —                 |
| U36.L3, U37.L3         | Write enable              | DDR3A_WEN             | U44.G25                       | —                 |
| <b>DDR3B Interface</b> |                           |                       |                               |                   |
| U39.N3, U38.N3         | Address bus               | DDR3B_A0              | U44.G21                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 8)**

| Board Reference | Description           | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|-----------------------|-----------------------|-------------------------------|-------------------|
| U39.P7, U38.P7  | Address bus           | DDR3B_A1              | U44.P22                       | —                 |
| U39.P3, U38.P3  | Address bus           | DDR3B_A2              | U44.N21                       | —                 |
| U39.N2, U38.N2  | Address bus           | DDR3B_A3              | U44.F22                       | —                 |
| U39.P8, U38.P8  | Address bus           | DDR3B_A4              | U44.R22                       | —                 |
| U39.P2, U38.P2  | Address bus           | DDR3B_A5              | U44.B20                       | —                 |
| U39.R8, U38.R8  | Address bus           | DDR3B_A6              | U44.R21                       | —                 |
| U39.R2, U38.R2  | Address bus           | DDR3B_A7              | U44.E22                       | —                 |
| U39.T8, U38.T8  | Address bus           | DDR3B_A8              | U44.T21                       | —                 |
| U39.R3, U38.R3  | Address bus           | DDR3B_A9              | U44.N22                       | —                 |
| U39.L7, U38.L7  | Address bus           | DDR3B_A10             | U44.G19                       | —                 |
| U39.R7, U38.R7  | Address bus           | DDR3B_A11             | U44.P20                       | —                 |
| U39.N7, U38.N7  | Address bus           | DDR3B_A12             | U44.L20                       | —                 |
| U39.M2, U38.M2  | Bank address bus      | DDR3B_BA0             | U44.F21                       | —                 |
| U39.N8, U38.N8  | Bank address bus      | DDR3B_BA1             | U44.N20                       | —                 |
| U39.M3, U38.M3  | Bank address bus      | DDR3B_BA2             | U44.F19                       | —                 |
| U39.K3, U38.K3  | Column address select | DDR3B_CASN            | U44.F20                       | —                 |
| U39.K7, U38.K7  | Clock input N         | DDR3B_CK_N            | U44.G20                       | —                 |
| U38.J7, U39.J7  | Clock input P         | DDR3B_CK_P            | U44.H20                       | —                 |
| U38.K9, U39.K9  | Clock enable          | DDR3B_CKE             | U44.J22                       | —                 |
| U38.L2, U39.L2  | Chip select           | DDR3B_CSN             | U44.B22                       | —                 |
| U38.E3          | Data bus              | DDR3B_DQ0             | U44.B19                       | —                 |
| U38.F7          | Data bus              | DDR3B_DQ1             | U44.B17                       | —                 |
| U38.F2          | Data bus              | DDR3B_DQ2             | U44.A20                       | —                 |
| U38.F8          | Data bus              | DDR3B_DQ3             | U44.A16                       | —                 |
| U38.H3          | Data bus              | DDR3B_DQ4             | U44.B16                       | —                 |
| U38.H8          | Data bus              | DDR3B_DQ5             | U44.A14                       | —                 |
| U38.G2          | Data bus              | DDR3B_DQ6             | U44.A17                       | —                 |
| U38.H7          | Data bus              | DDR3B_DQ7             | U44.A15                       | —                 |
| U38.D7          | Data bus              | DDR3B_DQ8             | U44.D16                       | —                 |
| U38.C3          | Data bus              | DDR3B_DQ9             | U44.E16                       | —                 |
| U38.C8          | Data bus              | DDR3B_DQ10            | U44.D15                       | —                 |
| U38.C2          | Data bus              | DDR3B_DQ11            | U44.F16                       | —                 |
| U38.A7          | Data bus              | DDR3B_DQ12            | U44.F15                       | —                 |
| U38.A2          | Data bus              | DDR3B_DQ13            | U44.D18                       | —                 |
| U38.B8          | Data bus              | DDR3B_DQ14            | U44.C15                       | —                 |
| U38.A3          | Data bus              | DDR3B_DQ15            | U44.C17                       | —                 |
| U39.E3          | Data bus              | DDR3B_DQ16            | U44.J18                       | —                 |
| U39.F7          | Data bus              | DDR3B_DQ17            | U44.K16                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 4 of 8)**

| Board Reference        | Description               | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|------------------------|---------------------------|-----------------------|-------------------------------|-------------------|
| U39.F2                 | Data bus                  | DDR3B_DQ18            | U44.J19                       | —                 |
| U39.F8                 | Data bus                  | DDR3B_DQ19            | U44.J16                       | —                 |
| U39.H3                 | Data bus                  | DDR3B_DQ20            | U44.G17                       | —                 |
| U39.H8                 | Data bus                  | DDR3B_DQ21            | U44.H16                       | —                 |
| U39.G2                 | Data bus                  | DDR3B_DQ22            | U44.H17                       | —                 |
| U39.H7                 | Data bus                  | DDR3B_DQ23            | U44.F17                       | —                 |
| U39.D7                 | Data bus                  | DDR3B_DQ24            | U44.L17                       | —                 |
| U39.C3                 | Data bus                  | DDR3B_DQ25            | U44.N18                       | —                 |
| U39.C8                 | Data bus                  | DDR3B_DQ26            | U44.K17                       | —                 |
| U39.C2                 | Data bus                  | DDR3B_DQ27            | U44.T19                       | —                 |
| U39.A7                 | Data bus                  | DDR3B_DQ28            | U44.K18                       | —                 |
| U39.A2                 | Data bus                  | DDR3B_DQ29            | U44.R19                       | —                 |
| U39.B8                 | Data bus                  | DDR3B_DQ30            | U44.K19                       | —                 |
| U39.A3                 | Data bus                  | DDR3B_DQ31            | U44.M17                       | —                 |
| U38.G3                 | Data strobe N byte lane 0 | DDR3B_DQS_N0          | U44.A18                       | —                 |
| U38.F3                 | Data strobe P byte lane 0 | DDR3B_DQS_P0          | U44.A19                       | —                 |
| U38.B7                 | Data strobe N byte lane 1 | DDR3B_DQS_N1          | U44.D17                       | —                 |
| U38.C7                 | Data strobe P byte lane 1 | DDR3B_DQS_P1          | U44.E17                       | —                 |
| U39.G3                 | Data strobe N byte lane 2 | DDR3B_DQS_N2          | U44.G18                       | —                 |
| U39.F3                 | Data strobe P byte lane 2 | DDR3B_DQS_P2          | U44.H19                       | —                 |
| U39.B7                 | Data strobe N byte lane 3 | DDR3B_DQS_N3          | U44.M19                       | —                 |
| U39.C7                 | Data strobe P byte lane 3 | DDR3B_DQS_P3          | U44.N19                       | —                 |
| U39.K1, U38.K1         | On-die termination        | DDR3B_ODT             | U44.H22                       | —                 |
| U39.J3, U38.J3         | Row address select        | DDR3B_RASN            | U44.E20                       | —                 |
| U39.T2, U38.T2         | Reset                     | DDR3B_RSTN            | U44.A21                       | —                 |
| U39.L3, U38.L3         | Write enable              | DDR3B_WEN             | U44.E19                       | —                 |
| <b>DDR3C Interface</b> |                           |                       |                               |                   |
| U29.N3, U28.N3         | Address bus               | DDR3C_A0              | U44.M35                       | —                 |
| U29.P7, U28.P7         | Address bus               | DDR3C_A1              | U44.L26                       | —                 |
| U29.P3, U28.P3         | Address bus               | DDR3C_A2              | U44.G37                       | —                 |
| U29.N2, U28.N2         | Address bus               | DDR3C_A3              | U44.H36                       | —                 |
| U29.P8, U28.P8         | Address bus               | DDR3C_A4              | U44.K28                       | —                 |
| U29.P2, U28.P2         | Address bus               | DDR3C_A5              | U44.M36                       | —                 |
| U29.R8, U28.R8         | Address bus               | DDR3C_A6              | U44.A25                       | —                 |
| U29.R2, U28.R2         | Address bus               | DDR3C_A7              | U44.F39                       | —                 |
| U29.T8, U28.T8         | Address bus               | DDR3C_A8              | U44.C25                       | —                 |
| U29.R3, U28.R3         | Address bus               | DDR3C_A9              | U44.H37                       | —                 |
| U29.L7, U28.L7         | Address bus               | DDR3C_A10             | U44.D30                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 5 of 8)**

| Board Reference | Description           | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|-----------------------|-----------------------|-------------------------------|-------------------|
| U29.R7, U28.R7  | Address bus           | DDR3C_A11             | U44.J28                       | —                 |
| U29.N7, U28.N7  | Address bus           | DDR3C_A12             | U44.E29                       | —                 |
| U29.M2, U28.M2  | Bank address bus      | DDR3C_BA0             | U44.L35                       | —                 |
| U29.N8, U28.N8  | Bank address bus      | DDR3C_BA1             | U44.M26                       | —                 |
| U29.M3, U28.M3  | Bank address bus      | DDR3C_BA2             | U44.L34                       | —                 |
| U29.K3, U28.K3  | Column address select | DDR3C_CASN            | U44.T30                       | —                 |
| U29.K7, U28.K7  | Clock input N         | DDR3C_CK_N            | U44.H38                       | —                 |
| U29.J7, U28.J7  | Clock input P         | DDR3C_CK_P            | U44.J38                       | —                 |
| U29.K9, U28.K9  | Clock enable          | DDR3C_CKE             | U44.L29                       | —                 |
| U29.L2, U28.L2  | Chip select           | DDR3C_CSN             | U44.F35                       | —                 |
| U28.E3          | Data bus              | DDR3C_DQ0             | U44.N27                       | —                 |
| U28.F7          | Data bus              | DDR3C_DQ1             | U44.P25                       | —                 |
| U28.F2          | Data bus              | DDR3C_DQ2             | U44.K26                       | —                 |
| U28.F8          | Data bus              | DDR3C_DQ3             | U44.T25                       | —                 |
| U28.H3          | Data bus              | DDR3C_DQ4             | U44.M27                       | —                 |
| U28.H8          | Data bus              | DDR3C_DQ5             | U44.R25                       | —                 |
| U28.G2          | Data bus              | DDR3C_DQ6             | U44.M28                       | —                 |
| U28.H7          | Data bus              | DDR3C_DQ7             | U44.N25                       | —                 |
| U28.D7          | Data bus              | DDR3C_DQ8             | U44.J29                       | —                 |
| U28.C3          | Data bus              | DDR3C_DQ9             | U44.H29                       | —                 |
| U28.C8          | Data bus              | DDR3C_DQ10            | U44.H26                       | —                 |
| U28.C2          | Data bus              | DDR3C_DQ11            | U44.F29                       | —                 |
| U28.A7          | Data bus              | DDR3C_DQ12            | U44.J27                       | —                 |
| U28.A2          | Data bus              | DDR3C_DQ13            | U44.G29                       | —                 |
| U28.B8          | Data bus              | DDR3C_DQ14            | U44.J26                       | —                 |
| U28.A3          | Data bus              | DDR3C_DQ15            | U44.G26                       | —                 |
| U29.E3          | Data bus              | DDR3C_DQ16            | U44.E28                       | —                 |
| U29.F7          | Data bus              | DDR3C_DQ17            | U44.D26                       | —                 |
| U29.F2          | Data bus              | DDR3C_DQ18            | U44.D29                       | —                 |
| U29.F8          | Data bus              | DDR3C_DQ19            | U44.F26                       | —                 |
| U29.H3          | Data bus              | DDR3C_DQ20            | U44.D28                       | —                 |
| U29.H8          | Data bus              | DDR3C_DQ21            | U44.E26                       | —                 |
| U29.G2          | Data bus              | DDR3C_DQ22            | U44.C29                       | —                 |
| U29.H7          | Data bus              | DDR3C_DQ23            | U44.D27                       | —                 |
| U29.D7          | Data bus              | DDR3C_DQ24            | U44.A28                       | —                 |
| U29.C3          | Data bus              | DDR3C_DQ25            | U44.B29                       | —                 |
| U29.C8          | Data bus              | DDR3C_DQ26            | U44.A27                       | —                 |
| U29.C2          | Data bus              | DDR3C_DQ27            | U44.A31                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 6 of 8)**

| Board Reference        | Description               | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|------------------------|---------------------------|-----------------------|-------------------------------|-------------------|
| U29.A7                 | Data bus                  | DDR3C_DQ28            | U44.C26                       | —                 |
| U29.A2                 | Data bus                  | DDR3C_DQ29            | U44.A30                       | —                 |
| U29.B8                 | Data bus                  | DDR3C_DQ30            | U44.B26                       | —                 |
| U29.A3                 | Data bus                  | DDR3C_DQ31            | U44.A29                       | —                 |
| U28.G3                 | Data strobe N byte lane 0 | DDR3C_DQS_N0          | U44.N26                       | —                 |
| U28.F3                 | Data strobe P byte lane 0 | DDR3C_DQS_P0          | U44.P26                       | —                 |
| U28.B7                 | Data strobe N byte lane 1 | DDR3C_DQS_N1          | U44.G28                       | —                 |
| U28.C7                 | Data strobe P byte lane 1 | DDR3C_DQS_P1          | U44.H28                       | —                 |
| U29.G3                 | Data strobe N byte lane 2 | DDR3C_DQS_N2          | U44.F27                       | —                 |
| U29.F3                 | Data strobe P byte lane 2 | DDR3C_DQS_P2          | U44.F28                       | —                 |
| U29.B7                 | Data strobe N byte lane 3 | DDR3C_DQS_N3          | U44.B28                       | —                 |
| U29.C7                 | Data strobe P byte lane 3 | DDR3C_DQS_P3          | U44.C28                       | —                 |
| U29.K1, U28.K1         | On-die termination        | DDR3C_ODT             | U44.F33                       | —                 |
| U29.J3, U28.J3         | Row address select        | DDR3C_RASN            | U44.U30                       | —                 |
| U29.T2, U28.T2         | Reset                     | DDR3C_RSTN            | U44.G39                       | —                 |
| U29.L3, U28.L3         | Write enable              | DDR3C_WEN             | U44.V30                       | —                 |
| <b>DDR3D Interface</b> |                           |                       |                               |                   |
| U30.N3, U31.N3         | Address bus               | DDR3D_A0              | U44.V31                       | —                 |
| U30.P7, U31.P7         | Address bus               | DDR3D_A1              | U44.C24                       | —                 |
| U30.P3, U31.P3         | Address bus               | DDR3D_A2              | U44.N34                       | —                 |
| U30.N2, U31.N2         | Address bus               | DDR3D_A3              | U44.W30                       | —                 |
| U30.P8, U31.P8         | Address bus               | DDR3D_A4              | U44.C23                       | —                 |
| U30.P2, U31.P2         | Address bus               | DDR3D_A5              | U44.J37                       | —                 |
| U30.R8, U31.R8         | Address bus               | DDR3D_A6              | U44.A23                       | —                 |
| U30.R2, U31.R2         | Address bus               | DDR3D_A7              | U44.K37                       | —                 |
| U30.T8, U31.T8         | Address bus               | DDR3D_A8              | U44.B23                       | —                 |
| U30.R3, U31.R3         | Address bus               | DDR3D_A9              | U44.L36                       | —                 |
| U30.L7, U31.L7         | Address bus               | DDR3D_A10             | U44.F23                       | —                 |
| U30.R7, U31.R7         | Address bus               | DDR3D_A11             | U44.D25                       | —                 |
| U30.N7, U31.N7         | Address bus               | DDR3D_A12             | U44.F25                       | —                 |
| U30.M2, U31.M2         | Bank address bus          | DDR3D_BA0             | U44.P32                       | —                 |
| U30.N8, U31.N8         | Bank address bus          | DDR3D_BA1             | U44.A24                       | —                 |
| U30.M3, U31.M3         | Bank address bus          | DDR3D_BA2             | U44.R30                       | —                 |
| U30.K3, U31.K3         | Column address select     | DDR3D_CASN            | U44.F24                       | —                 |
| U30.K7, U31.K7         | Clock input N             | DDR3D_CK_N            | U44.J39                       | —                 |
| U30.J7, U31.J7         | Clock input P             | DDR3D_CK_P            | U44.K39                       | —                 |
| U30.K9, U31.K9         | Clock enable              | DDR3D_CKE             | U44.A22                       | —                 |
| U30.L2, U31.L2         | Chip select               | DDR3D_CSN             | U44.L25                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 7 of 8)**

| Board Reference | Description               | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---------------------------|-----------------------|-------------------------------|-------------------|
| U31.E3          | Data bus                  | DDR3D_DQ0             | U44.N31                       | —                 |
| U31.F7          | Data bus                  | DDR3D_DQ1             | U44.M30                       | —                 |
| U31.F2          | Data bus                  | DDR3D_DQ2             | U44.R27                       | —                 |
| U31.F8          | Data bus                  | DDR3D_DQ3             | U44.N28                       | —                 |
| U31.H3          | Data bus                  | DDR3D_DQ4             | U44.P28                       | —                 |
| U31.H8          | Data bus                  | DDR3D_DQ5             | U44.N29                       | —                 |
| U31.G2          | Data bus                  | DDR3D_DQ6             | U44.T27                       | —                 |
| U31.H7          | Data bus                  | DDR3D_DQ7             | U44.N30                       | —                 |
| U31.D7          | Data bus                  | DDR3D_DQ8             | U44.J32                       | —                 |
| U31.C3          | Data bus                  | DDR3D_DQ9             | U44.K30                       | —                 |
| U31.C8          | Data bus                  | DDR3D_DQ10            | U44.H31                       | —                 |
| U31.C2          | Data bus                  | DDR3D_DQ11            | U44.L32                       | —                 |
| U31.A7          | Data bus                  | DDR3D_DQ12            | U44.J30                       | —                 |
| U31.A2          | Data bus                  | DDR3D_DQ13            | U44.K31                       | —                 |
| U31.B8          | Data bus                  | DDR3D_DQ14            | U44.H32                       | —                 |
| U31.A3          | Data bus                  | DDR3D_DQ15            | U44.K29                       | —                 |
| U30.E3          | Data bus                  | DDR3D_DQ16            | U44.G33                       | —                 |
| U30.F7          | Data bus                  | DDR3D_DQ17            | U44.E31                       | —                 |
| U30.F2          | Data bus                  | DDR3D_DQ18            | U44.F34                       | —                 |
| U30.F8          | Data bus                  | DDR3D_DQ19            | U44.C31                       | —                 |
| U30.H3          | Data bus                  | DDR3D_DQ20            | U44.E34                       | —                 |
| U30.H8          | Data bus                  | DDR3D_DQ21            | U44.D31                       | —                 |
| U30.G2          | Data bus                  | DDR3D_DQ22            | U44.E35                       | —                 |
| U30.H7          | Data bus                  | DDR3D_DQ23            | U44.F31                       | —                 |
| U30.D7          | Data bus                  | DDR3D_DQ24            | U44.D33                       | —                 |
| U30.C3          | Data bus                  | DDR3D_DQ25            | U44.A34                       | —                 |
| U30.C8          | Data bus                  | DDR3D_DQ26            | U44.C32                       | —                 |
| U30.C2          | Data bus                  | DDR3D_DQ27            | U44.B35                       | —                 |
| U30.A7          | Data bus                  | DDR3D_DQ28            | U44.C33                       | —                 |
| U30.A2          | Data bus                  | DDR3D_DQ29            | U44.C34                       | —                 |
| U30.B8          | Data bus                  | DDR3D_DQ30            | U44.D32                       | —                 |
| U30.A3          | Data bus                  | DDR3D_DQ31            | U44.B34                       | —                 |
| U31.G3          | Data strobe N byte lane 0 | DDR3D_DQS_N0          | U44.P29                       | —                 |
| U31.F3          | Data strobe P byte lane 0 | DDR3D_DQS_P0          | U44.R28                       | —                 |
| U31.B7          | Data strobe N byte lane 1 | DDR3D_DQS_N1          | U44.G30                       | —                 |
| U31.C7          | Data strobe P byte lane 1 | DDR3D_DQS_P1          | U44.G31                       | —                 |
| U30.G3          | Data strobe N byte lane 2 | DDR3D_DQS_N2          | U44.E32                       | —                 |
| U30.F3          | Data strobe P byte lane 2 | DDR3D_DQS_P2          | U44.F32                       | —                 |

**Table 2–37. DDR3 Interface Pin Assignments, Schematic Signal Names, and Functions (Part 8 of 8)**

| Board Reference | Description               | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---------------------------|-----------------------|-------------------------------|-------------------|
| U30.B7          | Data strobe N byte lane 3 | DDR3D_DQS_N3          | U44.A32                       | —                 |
| U30.C7          | Data strobe P byte lane 3 | DDR3D_DQS_P3          | U44.B32                       | —                 |
| U30.K1, U31.K1  | On-die termination        | DDR3D_ODT             | U44.K25                       | —                 |
| U30.J3, U31.J3  | Row address select        | DDR3D_RASN            | U44.E25                       | —                 |
| U30.T2, U31.T2  | Reset                     | DDR3D_RSTN            | U44.W31                       | —                 |
| U30.L3, U31.L3  | Write enable              | DDR3D_WEN             | U44.G24                       | —                 |

Table 2–38 lists the DDR3 interfaces component reference and manufacturing information.

**Table 2–38. DDR3 interfaces Component Reference And Manufacturing Information**

| Board Reference     | Description                                      | Manufacturer | Manufacturing Part Number | Manufacturer Website                               |
|---------------------|--|--------------|---------------------------|--|
| U28-U31,<br>U36-U39 | 8 M × 16-bit × 8 banks, 667M, CL9<br>DDR3 device | Micron       | MT41J64M16LA-15E          | <a href="http://www.micron.com">www.micron.com</a> |

### QDR II Interface

The QDR II interface consists of a 72-Mbit QDR II burst-of-2 SRAM which has a 18-bit read data bus and a 18-bit write data bus.

Table 2–39 lists the pin assignments for the QDR II interface and their corresponding schematic signal names and Stratix IV GT pin numbers.

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 8)**

| Board Reference           | Description | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|---------------------------|-------------|-----------------------|-------------------------------|-------------------|
| <b>QDR II A Interface</b> |             |                       |                               |                   |
| U47.R9                    | Address bus | QDR2A_A0              | U44.AW22                      | —                 |
| U47.R8                    | Address bus | QDR2A_A1              | U44.AY20                      | —                 |
| U47.B4                    | Address bus | QDR2A_A2              | U44.AG13                      | —                 |
| U47.B8                    | Address bus | QDR2A_A3              | U44.AL20                      | —                 |
| U47.C5                    | Address bus | QDR2A_A4              | U44.AF15                      | —                 |
| U47.C7                    | Address bus | QDR2A_A5              | U44.AN14                      | —                 |
| U47.N5                    | Address bus | QDR2A_A6              | U44.AL9                       | —                 |
| U47.N6                    | Address bus | QDR2A_A7              | U44.AJ13                      | —                 |
| U47.N7                    | Address bus | QDR2A_A8              | U44.AU19                      | —                 |
| U47.P4                    | Address bus | QDR2A_A9              | U44.AM6                       | —                 |
| U47.P5                    | Address bus | QDR2A_A10             | U44.AG14                      | —                 |
| U47.P7                    | Address bus | QDR2A_A11             | U44.AW20                      | —                 |
| U47.P8                    | Address bus | QDR2A_A12             | U44.AW21                      | —                 |
| U47.R3                    | Address bus | QDR2A_A13             | U44.AL6                       | —                 |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 8)**

| Board Reference | Description        | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--------------------|-----------------------|-------------------------------|-------------------|
| U47.R4          | Address bus        | QDR2A_A14             | U44.AF13                      | —                 |
| U47.R5          | Address bus        | QDR2A_A15             | U44.AM7                       | —                 |
| U47.R7          | Address bus        | QDR2A_A16             | U44.AV20                      | —                 |
| U47.A9          | Address bus        | QDR2A_A17             | U44.AT14                      | —                 |
| U47.A3          | Address bus        | QDR2A_A18             | U44.AL8                       | —                 |
| U47.A10         | Address bus        | QDR2A_A19             | U44.AT16                      | —                 |
| U47.C6          | Address bus        | QDR2A_A20             | U44.AE16                      | —                 |
| U47.B7          | Byte write select  | QDR2A_BWSN0           | U44.BA10                      | —                 |
| U47.A5          | Byte write select  | QDR2A_BWSN1           | U44.BB10                      | —                 |
| U47.A1          | QDR II echo clock  | QDR2A_CQ_N            | U44.AT12                      | —                 |
| U47.A11         | QDR II echo clock  | QDR2A_CQ_P            | U44.AM14                      | —                 |
| U47.P10         | Write data bus     | QDR2A_D0              | U44.BD11                      | —                 |
| U47.N11         | Write data bus     | QDR2A_D1              | U44.BB12                      | —                 |
| U47.M11         | Write data bus     | QDR2A_D2              | U44.AY14                      | —                 |
| U47.K10         | Write data bus     | QDR2A_D3              | U44.BB14                      | —                 |
| U47.J11         | Write data bus     | QDR2A_D4              | U44.BA14                      | —                 |
| U47.G11         | Write data bus     | QDR2A_D5              | U44.BD13                      | —                 |
| U47.E10         | Write data bus     | QDR2A_D6              | U44.BD12                      | —                 |
| U47.D11         | Write data bus     | QDR2A_D7              | U44.BC13                      | —                 |
| U47.C11         | Write data bus     | QDR2A_D8              | U44.BB13                      | —                 |
| U47.B3          | Write data bus     | QDR2A_D9              | U44.AY13                      | —                 |
| U47.C3          | Write data bus     | QDR2A_D10             | U44.BA11                      | —                 |
| U47.D2          | Write data bus     | QDR2A_D11             | U44.AW14                      | —                 |
| U47.F3          | Write data bus     | QDR2A_D12             | U44.BD10                      | —                 |
| U47.G2          | Write data bus     | QDR2A_D13             | U44.BA12                      | —                 |
| U47.J3          | Write data bus     | QDR2A_D14             | U44.BA13                      | —                 |
| U47.L3          | Write data bus     | QDR2A_D15             | U44.AV14                      | —                 |
| U47.M3          | Write data bus     | QDR2A_D16             | U44.AV12                      | —                 |
| U47.N2          | Write data bus     | QDR2A_D17             | U44.AV13                      | —                 |
| U47.A6          | QDR II clock input | QDR2A_K_N             | U44.AY11                      | —                 |
| U47.B6          | QDR II clock input | QDR2A_K_P             | U44.AW12                      | —                 |
| U47.P11         | Read data bus      | QDR2A_Q0              | U44.AV15                      | —                 |
| U47.M10         | Read data bus      | QDR2A_Q1              | U44.AU14                      | —                 |
| U47.L11         | Read data bus      | QDR2A_Q2              | U44.AU13                      | —                 |
| U47.K11         | Read data bus      | QDR2A_Q3              | U44.AT13                      | —                 |
| U47.J10         | Read data bus      | QDR2A_Q4              | U44.AR15                      | —                 |
| U47.F11         | Read data bus      | QDR2A_Q5              | U44.AR14                      | —                 |
| U47.E11         | Read data bus      | QDR2A_Q6              | U44.AR13                      | —                 |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 8)**

| Board Reference           | Description                                      | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|---------------------------|--|-----------------------|-------------------------------|-------------------|
| U47.C10                   | Read data bus                                    | QDR2A_Q7              | U44.AN15                      | —                 |
| U47.B11                   | Read data bus                                    | QDR2A_Q8              | U44.AP16                      | —                 |
| U47.B2                    | Read data bus                                    | QDR2A_Q9              | U44.AK17                      | —                 |
| U47.D3                    | Read data bus                                    | QDR2A_Q10             | U44.AJ16                      | —                 |
| U47.E3                    | Read data bus                                    | QDR2A_Q11             | U44.AL17                      | —                 |
| U47.F2                    | Read data bus                                    | QDR2A_Q12             | U44.AK16                      | —                 |
| U47.G3                    | Read data bus                                    | QDR2A_Q13             | U44.AK15                      | —                 |
| U47.K3                    | Read data bus                                    | QDR2A_Q14             | U44.AM17                      | —                 |
| U47.L2                    | Read data bus                                    | QDR2A_Q15             | U44.AM16                      | —                 |
| U47.N3                    | Read data bus                                    | QDR2A_Q16             | U44.AL14                      | —                 |
| U47.P3                    | Read data bus                                    | QDR2A_Q17             | U44.AM15                      | —                 |
| —                         | Stratix IV GT RDN pin for calibrated-termination | QDR2A_RDN             | U44.BC11                      | —                 |
| U47.A8                    | Read port select                                 | QDR2A_RPSN            | U44.AJ18                      | —                 |
| —                         | Stratix IV GT RUP pin for calibrated-termination | QDR2A_RUP             | U44.BC10                      | —                 |
| U47.A4                    | Write port select                                | QDR2A_WPSN            | U44.AK18                      | —                 |
| <b>QDR II B Interface</b> |  |                       |                               |                   |
| U48.R9                    | Address bus                                      | QDR2B_A0              | U44.BB22                      | —                 |
| U48.R8                    | Address bus                                      | QDR2B_A1              | U44.BC22                      | —                 |
| U48.B4                    | Address bus                                      | QDR2B_A2              | U44.AP20                      | —                 |
| U48.B8                    | Address bus                                      | QDR2B_A3              | U44.AT21                      | —                 |
| U48.C5                    | Address bus                                      | QDR2B_A4              | U44.AR20                      | —                 |
| U48.C7                    | Address bus                                      | QDR2B_A5              | U44.AU20                      | —                 |
| U48.N5                    | Address bus                                      | QDR2B_A6              | U44.BC19                      | —                 |
| U48.N6                    | Address bus                                      | QDR2B_A7              | U44.BD20                      | —                 |
| U48.N7                    | Address bus                                      | QDR2B_A8              | U44.BB21                      | —                 |
| U48.P4                    | Address bus                                      | QDR2B_A9              | U44.BB20                      | —                 |
| U48.P5                    | Address bus                                      | QDR2B_A10             | U44.BD19                      | —                 |
| U48.P7                    | Address bus                                      | QDR2B_A11             | U44.BD21                      | —                 |
| U48.P8                    | Address bus                                      | QDR2B_A12             | U44.BD22                      | —                 |
| U48.R3                    | Address bus                                      | QDR2B_A13             | U44.AU22                      | —                 |
| U48.R4                    | Address bus                                      | QDR2B_A14             | U44.AY22                      | —                 |
| U48.R5                    | Address bus                                      | QDR2B_A15             | U44.BC20                      | —                 |
| U48.R7                    | Address bus                                      | QDR2B_A16             | U44.BA22                      | —                 |
| U48.A9                    | Address bus                                      | QDR2B_A17             | U44.AV22                      | —                 |
| U48.A3                    | Address bus                                      | QDR2B_A18             | U44.AN20                      | —                 |
| U48.A10                   | Address bus                                      | QDR2B_A19             | U44.BA20                      | —                 |
| U48.C6                    | Address bus                                      | QDR2B_A20             | U44.AT20                      | —                 |
| U48.B7                    | Byte write select                                | QDR2B_BWSN0           | U44.BD15                      | —                 |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 4 of 8)**

| Board Reference | Description        | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--------------------|-----------------------|-------------------------------|-------------------|
| U48.A5          | Byte write select  | QDR2B_BWSN1           | U44.BD14                      | —                 |
| U48.A1          | QDR II echo clock  | QDR2B_CQ_N            | U44.AR19                      | —                 |
| U48.A11         | QDR II echo clock  | QDR2B_CQ_P            | U44.AM19                      | —                 |
| U48.P10         | Write data bus     | QDR2B_D0              | U44.AW19                      | —                 |
| U48.N11         | Write data bus     | QDR2B_D1              | U44.AY19                      | —                 |
| U48.M11         | Write data bus     | QDR2B_D2              | U44.AW18                      | —                 |
| U48.K10         | Write data bus     | QDR2B_D3              | U44.BA19                      | —                 |
| U48.J11         | Write data bus     | QDR2B_D4              | U44.BA18                      | —                 |
| U48.G11         | Write data bus     | QDR2B_D5              | U44.AW17                      | —                 |
| U48.E10         | Write data bus     | QDR2B_D6              | U44.BB18                      | —                 |
| U48.D11         | Write data bus     | QDR2B_D7              | U44.BA17                      | —                 |
| U48.C11         | Write data bus     | QDR2B_D8              | U44.BD18                      | —                 |
| U48.B3          | Write data bus     | QDR2B_D9              | U44.AW15                      | —                 |
| U48.C3          | Write data bus     | QDR2B_D10             | U44.AW16                      | —                 |
| U48.D2          | Write data bus     | QDR2B_D11             | U44.BB15                      | —                 |
| U48.F3          | Write data bus     | QDR2B_D12             | U44.BA15                      | —                 |
| U48.G2          | Write data bus     | QDR2B_D13             | U44.BC16                      | —                 |
| U48.J3          | Write data bus     | QDR2B_D14             | U44.BA16                      | —                 |
| U48.L3          | Write data bus     | QDR2B_D15             | U44.BD17                      | —                 |
| U48.M3          | Write data bus     | QDR2B_D16             | U44.BC17                      | —                 |
| U48.N2          | Write data bus     | QDR2B_D17             | U44.BB17                      | —                 |
| U48.A6          | QDR II clock input | QDR2B_K_N             | U44.AY17                      | —                 |
| U48.B6          | QDR II clock input | QDR2B_K_P             | U44.AY16                      | —                 |
| U48.P11         | Read data bus      | QDR2B_Q0              | U44.AJ20                      | —                 |
| U48.M10         | Read data bus      | QDR2B_Q1              | U44.AK20                      | —                 |
| U48.L11         | Read data bus      | QDR2B_Q2              | U44.AL19                      | —                 |
| U48.K11         | Read data bus      | QDR2B_Q3              | U44.AM18                      | —                 |
| U48.J10         | Read data bus      | QDR2B_Q4              | U44.AN19                      | —                 |
| U48.F11         | Read data bus      | QDR2B_Q5              | U44.AN18                      | —                 |
| U48.E11         | Read data bus      | QDR2B_Q6              | U44.AP19                      | —                 |
| U48.C10         | Read data bus      | QDR2B_Q7              | U44.AN17                      | —                 |
| U48.B11         | Read data bus      | QDR2B_Q8              | U44.AP17                      | —                 |
| U48.B2          | Read data bus      | QDR2B_Q9              | U44.AU16                      | —                 |
| U48.D3          | Read data bus      | QDR2B_Q10             | U44.AV16                      | —                 |
| U48.E3          | Read data bus      | QDR2B_Q11             | U44.AT17                      | —                 |
| U48.F2          | Read data bus      | QDR2B_Q12             | U44.AU17                      | —                 |
| U48.G3          | Read data bus      | QDR2B_Q13             | U44.AR16                      | —                 |
| U48.K3          | Read data bus      | QDR2B_Q14             | U44.AT18                      | —                 |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 5 of 8)**

| Board Reference           | Description                                      | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|---------------------------|--|-----------------------|-------------------------------|-------------------|
| U48.L2                    | Read data bus                                    | QDR2B_Q15             | U44.AV18                      | —                 |
| U48.N3                    | Read data bus                                    | QDR2B_Q16             | U44.AV19                      | —                 |
| U48.P3                    | Read data bus                                    | QDR2B_Q17             | U44.AT19                      | —                 |
| —                         | Stratix IV GT RDN pin for calibrated-termination | QDR2B_RDN             | U44.A26                       | —                 |
| U48.A8                    | Read port select                                 | QDR2B_RPSN            | U44.BD16                      | —                 |
| —                         | Stratix IV GT RUP pin for calibrated-termination | QDR2B_RUP             | U44.B25                       | —                 |
| U48.A4                    | Write port select                                | QDR2B_WPSN            | U44.BC14                      | —                 |
| <b>QDR II C Interface</b> |  |                       |                               |                   |
| U49.R9                    | Address bus                                      | QDR2C_A0              | U44.AL39                      | —                 |
| U49.R8                    | Address bus                                      | QDR2C_A1              | U44.AM39                      | —                 |
| U49.B4                    | Address bus                                      | QDR2C_A2              | U44.AT25                      | —                 |
| U49.B8                    | Address bus                                      | QDR2C_A3              | U44.AM24                      | —                 |
| U49.C5                    | Address bus                                      | QDR2C_A4              | U44.AR25                      | —                 |
| U49.C7                    | Address bus                                      | QDR2C_A5              | U44.AN24                      | —                 |
| U49.N5                    | Address bus                                      | QDR2C_A6              | U44.AT24                      | —                 |
| U49.N6                    | Address bus                                      | QDR2C_A7              | U44.AL35                      | —                 |
| U49.N7                    | Address bus                                      | QDR2C_A8              | U44.AK38                      | —                 |
| U49.P4                    | Address bus                                      | QDR2C_A9              | U44.AL23                      | —                 |
| U49.P5                    | Address bus                                      | QDR2C_A10             | U44.AN23                      | —                 |
| U49.P7                    | Address bus                                      | QDR2C_A11             | U44.AJ39                      | —                 |
| U49.P8                    | Address bus                                      | QDR2C_A12             | U44.AM38                      | —                 |
| U49.R3                    | Address bus                                      | QDR2C_A13             | U44.AM21                      | —                 |
| U49.R4                    | Address bus                                      | QDR2C_A14             | U44.AM22                      | —                 |
| U49.R5                    | Address bus                                      | QDR2C_A15             | U44.AU23                      | —                 |
| U49.R7                    | Address bus                                      | QDR2C_A16             | U44.AK39                      | —                 |
| U49.A9                    | Address bus                                      | QDR2C_A17             | U44.AM25                      | —                 |
| U49.A3                    | Address bus                                      | QDR2C_A18             | U44.AM23                      | —                 |
| U49.A10                   | Address bus                                      | QDR2C_A19             | U44.AH31                      | —                 |
| U49.C6                    | Address bus                                      | QDR2C_A20             | U44.AP25                      | —                 |
| U49.B7                    | Byte write select                                | QDR2C_BWSN0           | U44.AM27                      | —                 |
| U49.A5                    | Byte write select                                | QDR2C_BWSN1           | U44.AM26                      | —                 |
| U49.A1                    | QDR II echo clock                                | QDR2C_CQ_N            | U44.AD26                      | —                 |
| U49.A11                   | QDR II echo clock                                | QDR2C_CQ_P            | U44.BA29                      | —                 |
| U49.P10                   | Write data bus                                   | QDR2C_D0              | U44.AT29                      | —                 |
| U49.N11                   | Write data bus                                   | QDR2C_D1              | U44.AN28                      | —                 |
| U49.M11                   | Write data bus                                   | QDR2C_D2              | U44.AR29                      | —                 |
| U49.K10                   | Write data bus                                   | QDR2C_D3              | U44.AV29                      | —                 |
| U49.J11                   | Write data bus                                   | QDR2C_D4              | U44.AU29                      | —                 |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 6 of 8)**

| Board Reference           | Description                                      | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|---------------------------|--|-----------------------|-------------------------------|-------------------|
| U49.G11                   | Write data bus                                   | QDR2C_D5              | U44.AW28                      | —                 |
| U49.E10                   | Write data bus                                   | QDR2C_D6              | U44.AM28                      | —                 |
| U49.D11                   | Write data bus                                   | QDR2C_D7              | U44.AV28                      | —                 |
| U49.C11                   | Write data bus                                   | QDR2C_D8              | U44.AU28                      | —                 |
| U49.B3                    | Write data bus                                   | QDR2C_D9              | U44.AK26                      | —                 |
| U49.C3                    | Write data bus                                   | QDR2C_D10             | U44.AK27                      | —                 |
| U49.D2                    | Write data bus                                   | QDR2C_D11             | U44.AR26                      | —                 |
| U49.F3                    | Write data bus                                   | QDR2C_D12             | U44.AT26                      | —                 |
| U49.G2                    | Write data bus                                   | QDR2C_D13             | U44.AR27                      | —                 |
| U49.J3                    | Write data bus                                   | QDR2C_D14             | U44.AU26                      | —                 |
| U49.L3                    | Write data bus                                   | QDR2C_D15             | U44.AV26                      | —                 |
| U49.M3                    | Write data bus                                   | QDR2C_D16             | U44.AU27                      | —                 |
| U49.N2                    | Write data bus                                   | QDR2C_D17             | U44.AV27                      | —                 |
| U49.A6                    | QDR II clock input                               | QDR2C_K_N             | U44.AR28                      | —                 |
| U49.B6                    | QDR II clock input                               | QDR2C_K_P             | U44.AP28                      | —                 |
| U49.P11                   | Read data bus                                    | QDR2C_Q0              | U44.AW30                      | —                 |
| U49.M10                   | Read data bus                                    | QDR2C_Q1              | U44.BD30                      | —                 |
| U49.L11                   | Read data bus                                    | QDR2C_Q2              | U44.AW29                      | —                 |
| U49.K11                   | Read data bus                                    | QDR2C_Q3              | U44.AY29                      | —                 |
| U49.J10                   | Read data bus                                    | QDR2C_Q4              | U44.BD29                      | —                 |
| U49.F11                   | Read data bus                                    | QDR2C_Q5              | U44.BC28                      | —                 |
| U49.E11                   | Read data bus                                    | QDR2C_Q6              | U44.BD28                      | —                 |
| U49.C10                   | Read data bus                                    | QDR2C_Q7              | U44.BA28                      | —                 |
| U49.B11                   | Read data bus                                    | QDR2C_Q8              | U44.BB28                      | —                 |
| U49.B2                    | Read data bus                                    | QDR2C_Q9              | U44.AW26                      | —                 |
| U49.D3                    | Read data bus                                    | QDR2C_Q10             | U44.AY26                      | —                 |
| U49.E3                    | Read data bus                                    | QDR2C_Q11             | U44.BB26                      | —                 |
| U49.F2                    | Read data bus                                    | QDR2C_Q12             | U44.BC25                      | —                 |
| U49.G3                    | Read data bus                                    | QDR2C_Q13             | U44.BD25                      | —                 |
| U49.K3                    | Read data bus                                    | QDR2C_Q14             | U44.BA27                      | —                 |
| U49.L2                    | Read data bus                                    | QDR2C_Q15             | U44.BC26                      | —                 |
| U49.N3                    | Read data bus                                    | QDR2C_Q16             | U44.AY28                      | —                 |
| U49.P3                    | Read data bus                                    | QDR2C_Q17             | U44.BD27                      | —                 |
| —                         | Stratix IV GT RDN pin for calibrated-termination | QDR2C_RDN             | U44.BA25                      | —                 |
| U49.A8                    | Read port select                                 | QDR2C_RPSN            | U44.AN26                      | —                 |
| —                         | Stratix IV GT RUP pin for calibrated-termination | QDR2C_RUP             | U44.AY25                      | —                 |
| U49.A4                    | Write port select                                | QDR2C_WPSN            | U44.AL26                      | —                 |
| <b>QDR II D Interface</b> |  |                       |                               |                   |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 7 of 8)**

| Board Reference | Description       | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|-------------------|-----------------------|-------------------------------|-------------------|
| U50.R9          | Address bus       | QDR2D_A0              | U44.AT23                      | —                 |
| U50.R8          | Address bus       | QDR2D_A1              | U44.AV24                      | —                 |
| U50.B4          | Address bus       | QDR2D_A2              | U44.BA26                      | —                 |
| U50.B8          | Address bus       | QDR2D_A3              | U44.AW25                      | —                 |
| U50.C5          | Address bus       | QDR2D_A4              | U44.BC29                      | —                 |
| U50.C7          | Address bus       | QDR2D_A5              | U44.BA30                      | —                 |
| U50.N5          | Address bus       | QDR2D_A6              | U44.BA23                      | —                 |
| U50.N6          | Address bus       | QDR2D_A7              | U44.AY23                      | —                 |
| U50.N7          | Address bus       | QDR2D_A8              | U44.BA24                      | —                 |
| U50.P4          | Address bus       | QDR2D_A9              | U44.BC23                      | —                 |
| U50.P5          | Address bus       | QDR2D_A10             | U44.BB23                      | —                 |
| U50.P7          | Address bus       | QDR2D_A11             | U44.AW23                      | —                 |
| U50.P8          | Address bus       | QDR2D_A12             | U44.AV31                      | —                 |
| U50.R3          | Address bus       | QDR2D_A13             | U44.AV23                      | —                 |
| U50.R4          | Address bus       | QDR2D_A14             | U44.BD23                      | —                 |
| U50.R5          | Address bus       | QDR2D_A15             | U44.BD24                      | —                 |
| U50.R7          | Address bus       | QDR2D_A16             | U44.BB30                      | —                 |
| U50.A9          | Address bus       | QDR2D_A17             | U44.AV25                      | —                 |
| U50.A3          | Address bus       | QDR2D_A18             | U44.BB25                      | —                 |
| U50.A10         | Address bus       | QDR2D_A19             | U44.BA34                      | —                 |
| U50.C6          | Address bus       | QDR2D_A20             | U44.AW24                      | —                 |
| U50.B7          | Byte write select | QDR2D_BWSN0           | U44.AK30                      | —                 |
| U50.A5          | Byte write select | QDR2D_BWSN1           | U44.AL28                      | —                 |
| U50.A1          | QDR II echo clock | QDR2D_CQ_N            | U44.BC32                      | —                 |
| U50.A11         | QDR II echo clock | QDR2D_CQ_P            | U44.AY34                      | —                 |
| U50.P10         | Write data bus    | QDR2D_D0              | U44.AL32                      | —                 |
| U50.N11         | Write data bus    | QDR2D_D1              | U44.AL29                      | —                 |
| U50.M11         | Write data bus    | QDR2D_D2              | U44.AM31                      | —                 |
| U50.K10         | Write data bus    | QDR2D_D3              | U44.AM30                      | —                 |
| U50.J11         | Write data bus    | QDR2D_D4              | U44.AM29                      | —                 |
| U50.G11         | Write data bus    | QDR2D_D5              | U44.AN29                      | —                 |
| U50.E10         | Write data bus    | QDR2D_D6              | U44.AR30                      | —                 |
| U50.D11         | Write data bus    | QDR2D_D7              | U44.AR32                      | —                 |
| U50.C11         | Write data bus    | QDR2D_D8              | U44.AR31                      | —                 |
| U50.B3          | Write data bus    | QDR2D_D9              | U44.AU31                      | —                 |
| U50.C3          | Write data bus    | QDR2D_D10             | U44.AT30                      | —                 |
| U50.D2          | Write data bus    | QDR2D_D11             | U44.AV32                      | —                 |
| U50.F3          | Write data bus    | QDR2D_D12             | U44.AV33                      | —                 |

**Table 2–39. QDR II Interface Pin Assignments, Schematic Signal Names, and Functions (Part 8 of 8)**

| Board Reference | Description                                      | Schematic Signal Name | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|--|-----------------------|-------------------------------|-------------------|
| U50.G2          | Write data bus                                   | QDR2D_D13             | U44.AV34                      | —                 |
| U50.J3          | Write data bus                                   | QDR2D_D14             | U44.AU32                      | —                 |
| U50.L3          | Write data bus                                   | QDR2D_D15             | U44.AT31                      | —                 |
| U50.M3          | Write data bus                                   | QDR2D_D16             | U44.AT32                      | —                 |
| U50.N2          | Write data bus                                   | QDR2D_D17             | U44.AT33                      | —                 |
| U50.A6          | QDR II clock input                               | QDR2D_K_N             | U44.AN31                      | —                 |
| U50.B6          | QDR II clock input                               | QDR2D_K_P             | U44.AN30                      | —                 |
| U50.P11         | Read data bus                                    | QDR2D_Q0              | U44.BC35                      | —                 |
| U50.M10         | Read data bus                                    | QDR2D_Q1              | U44.BB33                      | —                 |
| U50.L11         | Read data bus                                    | QDR2D_Q2              | U44.BA33                      | —                 |
| U50.K11         | Read data bus                                    | QDR2D_Q3              | U44.AW34                      | —                 |
| U50.J10         | Read data bus                                    | QDR2D_Q4              | U44.BB35                      | —                 |
| U50.F11         | Read data bus                                    | QDR2D_Q5              | U44.AW33                      | —                 |
| U50.E11         | Read data bus                                    | QDR2D_Q6              | U44.AW31                      | —                 |
| U50.C10         | Read data bus                                    | QDR2D_Q7              | U44.AY31                      | —                 |
| U50.B11         | Read data bus                                    | QDR2D_Q8              | U44.AY32                      | —                 |
| U50.B2          | Read data bus                                    | QDR2D_Q9              | U44.BD32                      | —                 |
| U50.D3          | Read data bus                                    | QDR2D_Q10             | U44.BD33                      | —                 |
| U50.E3          | Read data bus                                    | QDR2D_Q11             | U44.BB32                      | —                 |
| U50.F2          | Read data bus                                    | QDR2D_Q12             | U44.BA31                      | —                 |
| U50.G3          | Read data bus                                    | QDR2D_Q13             | U44.BD34                      | —                 |
| U50.K3          | Read data bus                                    | QDR2D_Q14             | U44.BA32                      | —                 |
| U50.L2          | Read data bus                                    | QDR2D_Q15             | U44.BB31                      | —                 |
| U50.N3          | Read data bus                                    | QDR2D_Q16             | U44.BC31                      | —                 |
| U50.P3          | Read data bus                                    | QDR2D_Q17             | U44.BD31                      | —                 |
| —               | Stratix IV GT RDN pin for calibrated-termination | QDR2D_RDN             | U44.BD35                      | —                 |
| U50.A8          | Read port select                                 | QDR2D_RPSN            | U44.AK29                      | —                 |
| —               | Stratix IV GT RUP pin for calibrated-termination | QDR2D_RUP             | U44.BC34                      | —                 |
| U50.A4          | Write port select                                | QDR2D_WPSN            | U44.AK28                      | —                 |

Table 2–38 lists the QDR II interface component reference and manufacturing information.

**Table 2–40. QDR II interface Component Reference And Manufacturing Information**

| Board Reference | Description                                 | Manufacturer               | Manufacturing Part Number | Manufacturer Website                                 |
|-----------------|---|----------------------------|---------------------------|--|
| U47–U50         | 4 M × 18, 350 MHZ, burst-of-2 QDR II device | Cypress Semiconductor Inc. | CY7C1512KV18-300BZXC      | <a href="http://www.cypress.com">www.cypress.com</a> |


## Ethernet RGMII Interface

The Stratix IV GT 100G development board incorporates a triple speed 10/100/1000 Base-T Ethernet RGMII interface.

The implementation uses an auto-negotiating Marvell 88E1111 Ethernet PHY (U66) with an RGMII interface to the FPGA and interfaces to an RJ-45 connector (J49) with internal magnetics that can be used for driving copper lines with Ethernet traffic.

[Figure 2-11](#) shows the RGMII interface between the FPGA and Marvell 88E1111 PHY.

**Figure 2-11. Ethernet RGMII Interface**



[Table 2-41](#) shows the Ethernet RGMII interface pin connection to the FPGA for the Ethernet PHY.

**Table 2-41. Ethernet RGMII Interface Pin Assignments, Signal Names and Functions (Part 1 of 2)**

| Board Reference | Description                     | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|---------------------------------|-----------------------|--------------|---------------------------------|-------------------|
| U66.28          | Ethernet reset                  | ENET_RESETn           | LVCMOS       | AV35                            | —                 |
| U66.24          | Ethernet management bus data    | ENET_MDIO             |              | AV38                            | —                 |
| U66.25          | Ethernet management bus control | ENET_MDC              |              | AJ32                            | —                 |
| U66.8           | Ethernet clock                  | ENET_GTX_CLK          |              | AP37                            | —                 |
| U66.9           | Ethernet transmit enable        | ENET_TX_EN            |              | AJ31                            | —                 |
| U66.94          | Ethernet receive data valid     | ENET_RX_DV            |              | AV37                            | —                 |
| U66.11          | Ethernet transmit data          | ENET_TXD0             |              | AK31                            | —                 |
| U66.12          | Ethernet transmit data          | ENET_TXD1             |              | AK32                            | —                 |
| U66.14          | Ethernet transmit data          | ENET_TXD2             |              | AW36                            | —                 |
| U66.16          | Ethernet transmit data          | ENET_TXD3             |              | AW37                            | —                 |
| U66.95          | Ethernet receive data           | ENET_RXD0             |              | AR35                            | —                 |
| U66.92          | Ethernet receive data           | ENET_RXD1             |              | AT36                            | —                 |
| U66.93          | Ethernet receive data           | ENET_RXD2             |              | AU34                            | —                 |
| U66.91          | Ethernet receive data           | ENET_RXD3             |              | AT34                            | —                 |
| U66.2           | Ethernet receive clock          | ENET_RX_CLK           |              | U39                             | —                 |
| U66.31          | Media dependent interface 0 (N) | MDI_N0                |              | —                               | J49.2             |
| U66.29          | Media dependent interface 0 (P) | MDI_P0                |              | —                               | J49.1             |
| U66.34          | Media dependent interface 1 (N) | MDI_N1                |              | —                               | J49.6             |
| U66.33          | Media dependent interface 1 (P) | MDI_P1                |              | —                               | J49.3             |

**Table 2–41. Ethernet RGMII Interface Pin Assignments, Signal Names and Functions (Part 2 of 2)**

| Board Reference | Description                     | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Number | Other Connections |
|-----------------|---------------------------------|-----------------------|--------------|---------------------------------|-------------------|
| U66.41          | Media dependent interface 2 (N) | MDI_N2                | LVCMOS       | —                               | J49.5             |
| U66.39          | Media dependent interface 2 (P) | MDI_P2                |              | —                               | J49.4             |
| U66.43          | Media dependent interface 3 (N) | MDI_N3                |              | —                               | J49.8             |
| U66.42          | Media dependent interface 3 (P) | MDI_P3                |              | —                               | J49.7             |

Table 2–42 lists the Ethernet RGMII interface component reference and manufacturing information.

**Table 2–42. Ethernet RGMII Interface Component Reference And Manufacturing Information**

| Board Reference | Description                               | Manufacturer           | Manufacturing Part Number | Manufacturer Website   |
|-----------------|---|------------------------|---------------------------|--|
| U66             | 10/100/1000 Base-T Ethernet PHY           | Marvell Semiconductor  | 88E1111-B2-CAA1C000       | <a href="http://www.marvell.com">www.marvell.com</a>                 |
| J49             | RJ-45 connector with integrated magnetics | Halo Electronics, Inc. | HFJ11-1G02E               | <a href="http://www.haloelectronics.com">www.haloelectronics.com</a> |

## Power

The board power is provided through a laptop style DC power input. The input voltage must be in the range of 14 V to 20 V. The DC voltage is then stepped down to the various power rails used by the components on the board.

### Power Switch

The slide switch (SW1) is the board power switch. Table 2–43 shows the connection of this power switch.

**Table 2–43. Slide Switch Pin-Out (SW1)**


| Board Reference | Description   | Schematic Signal Name | I/O Standard | Stratix IV GT Device Pin Name | Other Connections |
|-----------------|---|-----------------------|--------------|-------------------------------|-------------------|
| SW1             | Power switch. Slide switch to ON position to power on the board. Slide switch to OFF position to power off the board. | RUN_SW_MAIN           | —            | —                             | U9.A10            |

### Power Distribution System

A 14-V – 20-V DC input from the DC power jack (J1) powers up the development board.

Figure 2–12 shows the power distribution system on the development board.

**Figure 2–12. Power Distribution System**



## Power Measurement

There are 12 power supply rails which have on-board voltage and current sense capabilities. These 8-channel differential 24-bit ADC devices and rails are split from the primary supply plane by a low-value sense resistor for the ADC to measure voltage and current. A serial peripheral interface (SPI) bus connects these ADC devices to the MAX II CPLD EPM2210 System Controller as well as the Stratix IV GT FPGA.

Figure 2–13 shows the block diagram for the power measurement circuitry.

**Figure 2–13. Power Measurement Circuitry**




Table 2–44 lists the development board power components and its manufacturing information.

**Table 2–44. Development Board Power Components (Part 1 of 2)**

| Reference Designator                                       | Device Description  | Manufacturer      | Manufacturer Part Number | Manufacturer Website   |
|--|---|-------------------|--------------------------|--|
| J1   | Right angle PC mount DC power jack 3-pin connector  | Switchcraft, Inc. | RAPC712X                 | <a href="http://www.switchcraft.com">www.switchcraft.com</a> |
| SW1  | Slide switch  | E-Switch, Inc.    | EG2201A                  | <a href="http://www.e-switch.com">www.e-switch.com</a>       |
| U25, U26, U27, U35, U40, U42, U43, U45, U60, U68, U69, U86 | 1.5-A low input voltage VLDO linear regulator ( $1.14\text{ V}$ – $5.5\text{ V}$ $V_{IN}$ , $0.4\text{ V}$ – $2.6\text{ V}$ $V_{OUT}$ ) | Linear Technology | LTC3026EDD#PBF           | <a href="http://www.linear.com">www.linear.com</a>           |

**Table 2–44. Development Board Power Components (Part 2 of 2)**

| Reference Designator          | Device Description  | Manufacturer            | Manufacturer Part Number | Manufacturer Website                                   |
|-------------------------------|---|-------------------------|--------------------------|--|
| U53, U54,<br>U64              | 100-mA low noise LDO micropower linear regulator  | Linear Technology       | LT1761ES5-SD#PBF         | <a href="http://www.linear.com">www.linear.com</a>     |
| U6, U7, U8,<br>U9             | 12-A DC/DC $\mu$ module switching regulator (4.5 V–20 V $V_{IN}$ , 0.6 V–5 V $V_{OUT}$ )    | Linear Technology       | LTM4601EV#PBF            | <a href="http://www.linear.com">www.linear.com</a>     |
| U10                           | 3A sink/source DDR termination switching regulator  | Linear Technology       | LT1374CFE#PBF            | <a href="http://www.linear.com">www.linear.com</a>     |
| U77                           | 2-A DC/DC step-down switch mode power supply $\mu$ module switching regulator               | Linear Technology       | LTM8023EV#PBF            | <a href="http://www.linear.com">www.linear.com</a>     |
| U71                           | 50-mA low dropout micropower linear regulator (3 V–80 V $V_{IN}$ , 1.275 V–60 V $V_{OUT}$ ) | Linear Technology       | LT3010EMS8E#PBF          | <a href="http://www.linear.com">www.linear.com</a>     |
| U5, U33                       | 10-A high efficiency DC/DC $\mu$ module switching regulator                                 | Linear Technology       | LTM4600EV#PBF            | <a href="http://www.linear.com">www.linear.com</a>     |
| U23, U24,<br>U59, U73,<br>U74 | Parallelable 1.1-A adjustable single resistor low dropout regulator                         | Linear Technology       | LT3080EDD-1#PBF          | <a href="http://www.linear.com">www.linear.com</a>     |
| U11, U12                      | 15-A DC/DC $\mu$ module switching regulator, (4.5 V–20 V $V_{IN}$ , 0.6 V–5 V $V_{OUT}$ )   | Linear Technology       | LTM4627EV#PBF            | <a href="http://www.linear.com">www.linear.com</a>     |
| U51, U52                      | 8-/16-Channel 24-Bit ADC  | Linear Technology       | LTC2418CGN#PBF           | <a href="http://www.linear.com">www.linear.com</a>     |
| U20                           | 500-mA VLDO Linear Regulator (0.9 V–5.5 V $V_{IN}$ , 0.4 V–3.6 V $V_{OUT}$ )                | Linear Technology       | LTC3025EDC-1#PBF         | <a href="http://www.linear.com">www.linear.com</a>     |
| U81, U87,<br>U88              | 3-A, sink/source DDR termination, MSOP, 10-pin regulator                                    | Texas Instruments, Inc. | TPS51100DGQ              | <a href="http://www.ti.com">www.ti.com</a>             |
| U55, U58                      | 5-A LDO linear regulator  | Micrel Semiconductors   | MIC69502                 | <a href="http://www.micrel.com">www.micrel.com</a>     |
| U27                           | 5-A LDO linear regulator  | Micrel Semiconductors   | MIC49500                 | <a href="http://www.micrel.com">www.micrel.com</a>     |
| U70                           | Temperature sensor with alarm   | National Semiconductor  | LM95235CIM               | <a href="http://www.national.com">www.national.com</a> |



## Statement of China-RoHS Compliance

Table 2–45 lists hazardous substances included with the kit.

**Table 2–45. Table of Hazardous Substances’ Name and Concentration (Note 1) (Note 2)**

| Part Name                       | Lead (Pb) | Cadmium (Cd) | Hexavalent Chromium (Cr <sup>6+</sup> ) | Mercury (Hg) | Polybrominated biphenyls (PBB) | Polybrominated diphenyl Ethers (PBDE) |
|---------------------------------|-----------|--------------|---|--------------|--------------------------------|---------------------------------------|
| Stratix IV GT development board | X*        | 0            | 0                                       | 0            | 0                              | 0                                     |
| 12-V power supply               | 0         | 0            | 0                                       | 0            | 0                              | 0                                     |
| Type A-B USB cable              | 0         | 0            | 0                                       | 0            | 0                              | 0                                     |
| User guide                      | 0         | 0            | 0                                       | 0            | 0                              | 0                                     |

**Notes to Table 2–45:**

- (1) 0 indicates that the concentration of the hazardous substance in all homogeneous materials in the parts is below the relevant threshold of the SJ/T11363-2006 standard.
- (2) X\* indicates that the concentration of the hazardous substance of at least one of all homogeneous materials in the parts is above the relevant threshold of the SJ/T11363-2006 standard, but it is exempted by EU RoHS.



This chapter provides additional information about the document and Altera.

## Document Revision History

The following table shows the revision history for this document.

| Date           | Version | Changes          |
|----------------|---------|------------------|
| September 2010 | 1.0     | Initial release. |

## How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

| Contact (1)   | Contact Method | Address  |
|---|----------------|--|
| Technical support                                       | Website        | <a href="http://www.altera.com/support">www.altera.com/support</a>       |
| Technical training                                      | Website        | <a href="http://www.altera.com/training">www.altera.com/training</a>     |
|   | Email          | <a href="mailto:custrain@altera.com">custrain@altera.com</a>             |
| Product literature                                      | Website        | <a href="http://www.altera.com/literature">www.altera.com/literature</a> |
| Non-technical support (General)<br>(Software Licensing) | Email          | <a href="mailto:nacomp@altera.com">nacomp@altera.com</a>                 |
|   | Email          | <a href="mailto:authorization@altera.com">authorization@altera.com</a>   |

**Note to Table:**

- (1) You can also contact your local Altera sales office or sales representative.

## Typographic Conventions

The following table shows the typographic conventions this document uses.

| Visual Cue                                      | Meaning  |
|---|--|
| <b>Bold Type with Initial Capital Letters</b>   | Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box. For GUI elements, capitalization matches the GUI.   |
| <b>bold type</b>                                | Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, <b>D:</b> drive, and <b>chiptrip.gdf</b> file. |
| <i>Italic Type with Initial Capital Letters</i> | Indicate document titles. For example, <i>Stratix IV Design Guidelines</i> .   |
| <i>italic type</i>                              | Indicates variables. For example, <i>n + 1</i> .<br>Variable names are enclosed in angle brackets (< >). For example, <file name> and <project name>.pof file.   |
| Initial Capital Letters                         | Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.   |

| <b>Visual Cue</b>   | <b>Meaning</b>  |
|---|---|
| “Subheading Title”  | Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, “Typographic Conventions.”   |
| Courier type  | <p>Indicates signal, port, register, bit, block, and primitive names. For example, <code>data1</code>, <code>tdi</code>, and <code>input</code>. The suffix <code>n</code> denotes an active-low signal. For example, <code>resetn</code>.</p> <p>Indicates command line commands and anything that must be typed exactly as it appears. For example, <code>c:\qdesigns\tutorial\chiptrip.gdf</code>.</p> <p>Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword <code>SUBDESIGN</code>), and logic function names (for example, <code>TRI</code>).</p> |
|                            | An angled arrow instructs you to press the Enter key.   |
| 1., 2., 3., and<br>a., b., c., and so on  | Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.   |
|                            | Bullets indicate a list of items when the sequence of the items is not important.   |
|                            | The hand points to information that requires special attention.   |
|                            | A question mark directs you to a software help system with related information.   |
|                            | The feet direct you to another document or website with related information.  |
| <br><small>CAUTION</small> | A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.   |
| <br><small>WARNING</small> | A warning calls attention to a condition or possible situation that can cause you injury.   |
|                            | The envelope links to the <a href="#">Email Subscription Management Center</a> page of the Altera website, where you can sign up to receive update notifications for Altera documents.  |