Triple Noninverting Schmitt-Trigger Buffer

The NL37WZ17 is a high performance buffer with Schmitt-Trigger inputs operating from a 1.65 to 5.5 V supply.

The NL37WZ17 can be used as a line receiver which will receive slow input signals. The NL37WZ17 is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, it has a greater noise margin than conventional inverters. The NL37WZ17 has hysteresis between the positive-going and the negative-going input thresholds (typically 1.0 V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

Features

- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Over Voltage Tolerant Inputs and Outputs
- LVTTL Compatible Interface Capability with 5 V TTL Logic with $V_{CC} = 3 \text{ V}$
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Current Drive Capability is 24 mA at the Outputs
- Chip Complexity: FET = 94
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Pinout




Figure 2. Logic Symbol

1




ON Semiconductor®

http://onsemi.com



US8 **US SUFFIX CASE 493**



LX = Device Code Μ = Date Code* = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

PIN ASSIGNMENT

Pin	Function	
1	IN A1	
2	OUT Y3	
3	IN A2	
4	GND	
5	OUT Y2	
6	IN A3	
7	OUT Y1	
8	V _{CC}	

FUNCTION TABLE

A Input	∀ Output
L	L
Н	Н

ORDERING INFORMATION

Device	Package	Shipping [†]
NL37WZ17USG	US8 (Pb-Free)	3000/Tape & Reel
NLV37WZ17USG*	US8 (Pb-Free)	3000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	$-0.5 \le V_{I} \le +7.0$	V
Vo	DC Output Voltage Output in Z or LOW State (Note 1)	-0.5 ≤ V _O ≤ +7.0	V
I _{IK}	DC Input Diode Current V _I < GND	-50	mA
I _{OK}	DC Output Diode Current V _O < GND	-50	mA
Io	DC Output Sink Current	±50	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature under Bias	+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)	333	°C/W
P _D	Power Dissipation in Still Air at 85°C	200	mW
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 N/A	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. I_O absolute maximum rating must be observed.

2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to EIA/JESD22-A115-A.
- 5. Tested to JESD22-C101-A.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage Operating Data Retention Only	2.3 1.5	5.5 5.5	V
VI	Input Voltage (Note 6)	0	5.5	V
Vo	Output Voltage (HIGH or LOW State)	0	5.5	V
T _A	Operating Free-Air Temperature	-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate V _{CC} = 2.5 V ±0.2 V V _{CC} = 3.0 V ±0.3 V V _{CC} = 5.0 V ±0.5 V	0 0 0	No Limit No Limit No Limit	ns/V

6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	V _{CC} T _A = 25°C	T _A = 25°C		-40°C ≤ T	A ≤ 85°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
V _T +	Positive Input Threshold Voltage		2.3 2.7 3.0 4.5 5.5	1.0 1.2 1.3 1.9 2.2	1.5 1.7 1.9 2.7 3.3	1.8 2.0 2.2 3.1 3.6	1.0 1.2 1.3 1.9 2.2	1.8 2.0 2.2 3.1 3.6	V
V _T -	Negative Input Threshold Voltage		2.3 2.7 3.0 4.5 5.5	0.4 0.5 0.6 1.0 1.2	0.75 0.87 1.0 1.5 1.9	1.15 1.4 1.5 2.0 2.3	0.4 0.5 0.6 1.0 1.2	1.15 1.4 1.5 2.0 2.3	V
V _H	Input Hysteresis Voltage		2.3 2.7 3.0 4.5 5.5	0.25 0.3 0.4 0.6 0.7	0.75 0.83 0.93 1.2 1.4	1.1 1.15 1.2 1.5 1.7	0.25 0.3 0.4 0.6 0.7	1.1 1.15 1.2 1.5 1.7	V
V _{OH}	High-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -100 \mu A$ $I_{OH} = -3 m A$ $I_{OH} = -8 m A$ $I_{OH} = -12 m A$ $I_{OH} = -16 m A$ $I_{OH} = -24 m A$ $I_{OH} = -32 m A$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	V _{CC} - 0.1 1.29 1.9 2.2 2.4 2.3 3.8	V _{CC} 1.52 2.1 2.4 2.7 2.5 4.0		V _{CC} - 0.1 1.29 1.9 2.2 2.4 2.3 3.8		V
V _{OL}	Low-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	$\begin{split} I_{OL} &= 100 \ \mu\text{A} \\ I_{OL} &= 4 \ \text{mA} \\ I_{OL} &= 8 \ \text{mA} \\ I_{OL} &= 12 \ \text{mA} \\ I_{OL} &= 16 \ \text{mA} \\ I_{OL} &= 24 \ \text{mA} \\ I_{OL} &= 32 \ \text{mA} \end{split}$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5		0.08 0.2 0.22 0.28 0.38 0.42	0.1 0.24 0.3 0.4 0.4 0.55 0.55		0.1 0.24 0.3 0.4 0.4 0.55	V
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μΑ
l _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or V _{OUT} = 5.5 V	0			1		10	μΑ
I _{CC}	Quiescent Supply Current	V _{IN} = 5.5 V or GND	5.5			1		10	μΑ


AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

			V _{CC}	T _A = 25°C		-40°C ≤ T _A ≤ 85°C			
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
t _{PLH}	Propagation Delay	$R_L = 1 M\Omega$, $C_L = 15 pF$	2.5 ± 0.2	1.8	4.3	7.4	1.8	8.1	ns
t _{PHL}	Input A to Y (Figures 3 and 4)	$\begin{aligned} R_L &= 1 \text{ M}\Omega, C_L = 15 \text{ pF} \\ R_L &= 500 \ \Omega, C_L = 50 \text{ pF} \end{aligned}$	3.3 ± 0.3	1.5 1.8	3.3 4.0	5.0 5.0	1.5 1.8	5.5 6.6	
		$\begin{aligned} R_L &= 1 \text{ M}\Omega, C_L = 15 \text{ pF} \\ R_L &= 500 \ \Omega, C_L = 50 \text{ pF} \end{aligned}$	5.0 ± 0.5	1.0 1.2	2.7 3.2	4.1 4.9	1.0 1.2	4.5 5.4	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	2.5	pF
C _{PD}	Power Dissipation Capacitance (Note 7)	10 MHz, V_{CC} = 3.3 V, V_I = 0 V or V_{CC} 10 MHz, V_{CC} = 5.5 V, V_I = 0 V or V_{CC}	9 11	pF

^{7.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.



INPUT OUTPUT $\frac{1}{\sum_{l}^{l}} R_{l} = \frac{1}{\sum_{l}^{l}} C_{l}$

A 1-MHz square input wave is recommended for propagation delay tests.

Figure 3. Switching Waveforms

Figure 4. Test Circuit






Figure 5. Typical Input Threshold, $V_{T}+$, $V_{T}-$ versus Power Supply Voltage





(b) A Schmitt-Trigger Offers Maximum Noise Immunity

Figure 6. Typical Schmitt-Trigger Applications

PACKAGE DIMENSIONS

US8 CASE 493-02 **ISSUE B DETAIL E** В _T_ 0.10 (0.004) SEATING PLANE 0.10 (0.004) M **R 0.10 TYP** \oplus Τ Χ

NOTES:

- ANTES:

 1. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETERS.


 3. DIMENSION "A" DOES NOT INCLUDE MOLD
 FLASH, PROTRUSION OR GATE BURR.
 MOLD FLASH, PROTRUSION AND GATE BURR SHALL NOT EXCEED 0.140 MM
- (0.0055") PER SIDE.
 DIMENSION "B" DOES NOT INCLUDE
 INTER-LEAD FLASH OR PROTRUSION.
 INTER-LEAD FLASH AND PROTRUSION SHALL NOT E3XCEED 0.140 (0.0055") PER
- LEAD FINISH IS SOLDER PLATING WITH THICKNESS OF 0.0076-0.0203 MM.
- (300–800 "). ALL TOLERANCE UNLESS OTHERWISE SPECIFIED ±0.0508 (0.0002 ")

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.90	2.10	0.075	0.083
В	2.20	2.40	0.087	0.094
С	0.60	0.90	0.024	0.035
D	0.17	0.25	0.007	0.010
F	0.20	0.35	0.008	0.014
G	0.50	BSC	0.020	BSC
Н	0.40	REF	0.016	REF
J	0.10	0.18	0.004	0.007
K	0.00	0.10	0.000	0.004
L	3.00	3.20	0.118	0.126
М	0 °	6 °	0 °	6°
N	5 °	10 °	5 °	10 °
P	0.23	0.34	0.010	0.013
R	0.23	0.33	0.009	0.013
S	0.37	0.47	0.015	0.019
U	0.60	0.80	0.024	0.031
٧	0.12	0.12 BSC 0.005 BSC		

SOLDERING FOOTPRINT*

DETAIL E

F



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, ON semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC wors the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implications the polar or other applications intended to surgical implication in which the failure of the SCILLC products could create a situation where surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative