UM11183 KITFS85SKTEVM evaluation board Rev. 3 – 6 December 2019

User manual



Important Notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

Should this evaluation kit not meet the specifications indicated in the kit, it may be returned within 30 days from the date of delivery and will be replaced by a new kit.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typical, must be validated for each customer application by customer's technical experts.

NXP does not convey any license under its patent rights nor the rights of others. NXP products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP product could create a situation where personal injury or death may occur. Should the Buyer purchase or use NXP products for any such unintended or unauthorized application, the Buyer shall indemnify and hold NXP and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges NXP was negligent regarding the design or manufacture of the part.



1 Introduction

This document is the user guide for the KITFS85SKTEVM evaluation board. This document is intended for the engineers involved in the evaluation, design, implementation, and validation of FS8500 Fail-safe system basis chip with multiple SMPS and LDO.

The scope of this document is to provide the user with information to evaluate the FS8500 Fail-safe system basis chip with multiple SMPS and LDO. This document covers connecting the hardware, installing the software and tools, configuring the environment and using the kit.

The KITFS85SKTEVM enables development on FS84/FS85 family of devices. The kit can be connected to the FlexGUI software which allows you to play with registers, try OTP configurations, and burn the part.

The devices can be placed and removed easily from the board by using the socket. **The device OTP can be burned three times, which provides a good flexibility.** This board supports FS84/FS85 family of devices.

2 Finding kit resources and information on the NXP web site

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <u>http://www.nxp.com</u>.

The information page for KITFS85SKTEVM evaluation board is at <u>http://www.nxp.com/</u> <u>KITFS85SKTEVM</u>. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a **Getting Started** tab. The **Getting Started** tab provides quick-reference information applicable to using the KITFS85SKTEVM evaluation board, including the downloadable assets referenced in this document.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

3 Getting ready

Working with the KITFS85SKTEVM requires the kit contents, additional hardware and a Windows PC workstation with installed software.

3.1 Kit contents

- Assembled and tested evaluation board in an anti-static bag
- 3.0 ft USB-STD A to USB-B-mini cable
- Two connectors, terminal block plug, 2 pos., str. 3.81 mm
- Three connectors, terminal block plug, 3 pos., str. 3.81 mm
- · Jumpers mounted on board

3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary or beneficial when working with this kit.

• Power supply with a range of 8.0 V to 60 V and a current limit set initially to 1.0 A

3.3 Windows PC workstation

This evaluation board requires a Windows PC workstation. Meeting these minimum specifications should produce great results when working with this evaluation board.

• USB-enabled computer with Windows 7 or Windows 10

3.4 Software

Installing software is necessary to work with this evaluation board. All listed software is available on the evaluation board's information page at <u>http://www.nxp.com/</u><u>KITFS85SKTEVM</u> or from the provided link.

- FlexGUI latest version
- FS85_FS84_OTP_Config.xlsm
- Java installation <u>https://www.oracle.com/technetwork/java/javase/downloads/jre8-downloads-2133155.html</u>

4 Getting to know the hardware

The KITFS85SKTEVM provides flexibility to play with all the features of the device and make measurements on the main part of the application. The KL25Z MCU installed on the board, combined with the FlexGUI software allows access to the registers in read and write mode. All regulators are accessible through connectors. Nonuser signal, like DC/DC switcher node is mapped on test points. Digital signals (SPI, I2C, RSTB, etc.) are accessible through connectors. Pin WAKE1 has a switch to control (Ignition) them. A VBAT switch is available to power On or Off the device.

The main purpose of this kit is to burn the OTP configuration. This kit can be operated in Emulation mode or in OTP mode. In Emulation mode, as long as the power is supplied, the board configuration stays valid. The OTP mode uses the fused configuration. The device can be fused three times. In OTP mode, the device always starts with the fused configuration, except if the user wants to overwrite OTP configuration using Emulation mode. This board is able to fuse the OTP without any extra tools or board.

Note: Due to the socket, this kit is not optimized for performance measurement or current higher than 1.0 A.

4.1 Kit overview

The KITFS85SKTEVM is a hardware evaluation tool that allows OTP burning. Due to the socket, the FS84/FS85 part can be configured without the need to solder it. Devices can be programmed three times (see <u>Section 7.3 "Programming the device with an OTP configuration"</u>).

An Emulation mode is possible to test as many configurations as needed.

An external LDO provides VDDI2C voltage with a choice of 1.8 V or 3.3 V (default). VDDIO is assigned by default to VDDI2C. From USB voltage, an external DC/DC

UM11183

generates the OTP programming voltage (8.0 V) without any need for an external power supply.

4.1.1 KITFS85SKTEVM features

- VBAT power supply connectors (Jack and Phoenix)
- VPRE output capability up to 1.0 A (socket limit)
- VBUCK1/2 in Standalone (default) or Multiphase mode
- VBUCK3
- VBOOST 5.0 V or 5.74 V
- LDO1 and LDO2, from 1.1 V to 5.0 V
- · Ignition key switch
- FS0B external safety pin
- Embedded USB connection for easy connection to software GUI (access to SPI/I2C bus, IOs, RSTB, FS0B, INTB, Debug, MUX_OUT, regulators)
- · LEDs that indicate signal or regulator status
- Support OTP fuse capabilities
- USB connection for register access, OTP emulation and programming
- · Voltage monitoring jumper setting

Note: Due to the socket, all current capabilities are limited to 1.0 A.

4.1.2 VMON board configuration

The VMONx configuration is highly dependent on the use case. This kit is delivered with a default configuration shown in <u>Figure 2</u>.

This configuration supports the following mapping:

- VPRE, assigned to VMON1; Bridge resistor set for 3.3 V
- BUCK2, assigned to VMON2; Bridge resistor set for 1.8 V
- BUCK3, assigned to VMON3; Bridge resistor set for 3.3 V
- LDO1, assigned to VMON4; Bridge resistor set for 3.3 V
- LDO2, assigned to VMON4; Bridge resistor set for 5.0 V

LDO1 and LDO2 use the same VMON, a reassignement is necessary to monitor both.

Due to the jumpers, VMONx can be tied to a 0.8 V to force a good voltage at pin level. This behaves like hardware disabling and makes debug easy in some cases.

UM11183

KITFS85SKTEVM evaluation board



4.1.3 VPRE compensation network

This board is delivered with a VPRE compensation network defined for VPRE 4.1 V at 450 kHz. All other VPRE configurations require a new calculation for these components.



UM11183 User manual

KITFS85SKTEVM evaluation board

Table 1. Compensation network			
Components	VPRE 450 kHz	VPRE 2.2 MHz	
C18/C19	6.8 nF	1.5 nF	
C14/C15	150 pF	22 pF	
R6/R10	3.57 kΩ	16.9 kΩ	
LPRE	4.7 μH or 6.8 μH	1.5 μH , 2.2 μH or 4.7 μH	

4.1.4 BUCK1 and BUCK2 multiphase configuration

The board is designed to work independently with BUCK1 and BUCK2. Due to R11 and R145, it is possible to connect both connectors together and work in multiphase.



4.1.5 SPI/I2C

The SPI and I2C buses are connected to KL25Z MCU. The user can use either one or the other. The choice can be done at start of the FlexGUI or at any time after launch (see <u>Section 8 "Using FlexGUI"</u>).

This kit uses a KL25Z MCU to communicate with FlexGUI. However, if the user wants to connect the SPI to another MCU, this is possible. In this case, remove J28 and appropriate jumpers to disconnect the KL25Z MCU (see Figure 5) and connect the external MCU on J30 connector as shown in Figure 6. In addition to this change, make sure that the VDDIO voltage domain is the same on MCU side and SBC side.

[3] RSTb		RSTb_SH FS0b_SH
[3] FS0b → [3] MISO → [3] MOSI ←		MISO_SH MOSI_SH
[3] SCLK ← [3] CSB ←	9 0 0 10 11 0 0 12	SCLK_SH CSB_SH
Figure 5. SPI connection to KL25Z		aaa-032768

UM11183 User manual

KITFS85SKTEVM evaluation board



4.1.6 VDDI2C

As an option, an external LDO is provided to feed VDDI2C. This LDO can also be used to feed VDDIO, which is the default implementation.

The I2C is compatible with 1.8 V or 3.3 V, while VDDIO is compatible with 3.3 V and 5.0 V. For this reason, the LDO default configuration is 3.3 V. The LDO is supplied by 5.0 V coming from the USB.



KITFS85SKTEVM evaluation board

4.2 Device OTP user configuration

It is recommended to learn about OTP before operating with the device. The device has a high level of flexibility due to parameter configuration available in the OTP. This impacts the functionality of the device. It is key to understand how OTP parameters can be programmed, the interaction with mirror registers and the FS85 SoC.

The OTP related operations can be performed either in Emulation mode, where the product uses a given configuration as long as power supply is not switched Off or from OTP fuse content that is valid even after a power down/power up sequence.

4.2.1 OTP and mirrors registers

There are two OTP blocks in the device. One is for the main section, and the other for the fail-safe. During configuration, each of them are using dedicated sectors. The OTP configuration scheme is shown in Figure 9 (same implementation for main and fail-safe).

The device can be fused three times using mirror registers. The user can first load the mirror register content with the desired contents, then decide either to use the device in Emulation mode or to burn the next sector. The first sector to be burned is S1, the second S1bis and the third S1ter. FlexGUI automatically manages the next sector to be burned. It is not possible to revert back to the previous sector. When the user reaches the sector S1ter, there no other possibility for burn, however emulation mode is still available.

Note: When device is operating in Emulation mode using configuration from mirror registers, few parameters must be overwritten by SPI/I2C. This concerns regulator TSD behaviors; VPRE slew rate high-side and low-side VBOOST slew rate. See <u>Section 8.4.10 "TestMode:Mirrors_Main and TestMode:Mirrors_Failsafe"</u> for additional details.



At boot, the content of the valid sector is loaded into the Mirror Register Sector 1. The mirror register content is accessible from FlexGUI by using specific SPI/I2C commands. The mirror configuration is managed by the FlexGUI, which eases the access.

4.2.2 OTP hardware implementation

To work in OTP emulation or OTP programming, it is required to start the device in Debug mode.

KITFS85SKTEVM evaluation board

<u>Figure 10</u> shows the sequence to be followed to enter in Debug mode. The voltage sequence on the kit is done using switches installed on the board, while the OTP registers configuration is managed by the FlexGUI GUI. This is described in detail in the following sections.



Figure 10. Debug mode entry

Figure 11 shows the hardware kit implementation.



4.3 Kit featured components

Figure 12 identifies important components on the board and <u>Table 2</u> provides additional details on these components.

KITFS85SKTEVM evaluation board



Table 2. Evaluation board board component descriptions

Number	Description	
1	VBAT Jack connector	
2	 VBAT three position switch Left position: board supplied by Jack connector Middle position: board not supplied Right position: board supplied by Phoenix connector 	
3	VBAT Phoenix connector	
4	LDO1/LDO2 power supply	
5	VPRE power supply	
6	BUCK1/BUCK2 power supply	
7	USB connector (for FlexGUI control)	

KITFS85SKTEVM evaluation board

Number	Description
8	Debug connectivity. Access to: • VSUP, GND • FOUT/FIN • PGOOD/RSTB/FS0B • FCCUx • WAKE2 • PSYNC, ERRMON, AMUX • VMONx
9	Programming SPI bus I2C bus Debug pin VPRE, VSUP, GND
10	Wake1 switch
11	OTP burning voltage switch
12	VBOOST and BUCK3 power supply
13	DEBUG voltage source either from USB (recommended) or from VSUP
14	VPRE compensation network selection, either 2.2 MHz or 450 kHz
15	VDDIO source from device regulators or external sources
16	SPI, RSTB or FS0B can be disconnected between device and MCU
17	RSTB, INTB and FS0B signals available here (device pin level)
18	Allows to select VMON from regulators or a fix 0.8 V VDDI2C can be selected either 1.8 V or 3.3 V

4.3.1 FS8500/FS8400: Fail-safe system basis chip with multiple SMPS and LDO

4.3.1.1 General description

This device family is part of a global platform FS84 (fit for ASIL B) and FS85 (fit for ASIL D), pin to pin and software compatible. The FS85/FS84 is an automotive functionally safe multi-output power supply integrated circuit, with focus on Radar, Vision, ADAS domain controller, Radio and Infotainment applications. It includes multiple switch mode and linear voltage regulators. It offers external frequency synchronization input and output, for optimized system EMC performance.

The FS85/FS84 includes enhanced safety features, with fail-safe output, becoming a full part of a safety-oriented system partitioning, covering both ASIL B and ASIL D safety integrity level. It is developed in compliance with ISO 26262 standard. Several device versions are available, offering choice in number of output rails, output voltage setting, operating frequency and power up sequencing, to address multiple applications.

4.3.1.2 Features

- 60 V DC maximum input voltage for 12 V and 24 V applications
- VPRE synchronous buck controller with external MOSFETs. Configurable output voltage, switching frequency, and current capability up to 10 A peak.
- Low voltage integrated synchronous BUCK1 converter, dedicated to MCU core supply with SVS capability. Configurable output voltage and current capability up to 3.6 A peak.

UM11183

KITFS85SKTEVM evaluation board

- **Based on part number:** low voltage integrated synchronous BUCK2 converter. Configurable output voltage and current capability up to 3.6 A peak. Multi-phase capability with BUCK1 to extend the current capability up to 7.2 A peak on a single rail. Static voltage scaling capability.
- **Based on part number**: low voltage integrated synchronous BUCK3 converter. Configurable output voltage and current capability up to 2.5 A typical peak.
- BOOST converter with integrated low-side switch. Configurable output voltage and max input current up to 1.5 A peak.
- EMC optimization techniques including SMPS frequency synchronization, spread spectrum, slew rate control, manual frequency tuning
- 2x linear voltage regulators for MCU IOs and ADC supply, external physical layer. Configurable output voltage and current capability up to 400 mA DC.
- Standby OFF mode with very low sleep current (10 µA typ)
- · 2x input pins for wake-up detection and battery voltage sensing
- Device control via 32 bits SPI or I2C interface with CRC
- Power synchronization pin to operate 2x FS85 devices or FS85 plus an external PMIC
- Scalable portfolio from ASIL B to ASIL D with independent monitoring circuitry, dedicated interface for MCU monitoring, simple and challenger watchdog function, power good, reset and interrupt, built-in self-test, fail-safe output
- Configuration by OTP programming. Prototype enablement to support custom setting during project development in engineering mode.

4.3.2 Indicators

The following LEDs are provided as visual output devices for the evaluation board:



Figure 13. Evaluation board indicator locations

Table 3	Evaluation	board	indicator	descriptions

Table J.	able 5. Evaluation board indicator descriptions			
Label	Name	Color	Description	
D1	VBAT	Green	VBAT On	
D2	LDO1	Green	LDO1 On	
D3	LDO2	Green	LDO2 On	

UM11183

© NXP B.V. 2019. All rights reserved

KITFS85SKTEVM evaluation board

Label	Name	Color	Description
D4	BUCK1	Green	BUCK1 On
D6	BUCK2	Green	BUCK2 On
D7	BUCK3	Green	BUCK3 On
D8	VBOOST	Green	VBOOST On
D9	VPRE	Green	VPRE On
D12	DBG > 8.0 V	Blue	DBG pin voltage > 8.0 V (OTP programming)
D13	RSTB	Red	RSTB asserted (logic level = 0)
D14	INTB	Red	INTB asserted (logic level = 0)
D15	FS0B	Red	FS0B asserted (logic level = 0)
D16	P3V3_KL25	Green	P3V3_KL25 On
D106	PGOOD	Green	PGOOD released

4.3.3 Connectors

Figure 14 shows the location of connectors on the board.



Figure 14. Evaluation board connector locations

4.3.3.1 VBAT connector (J1)

VBAT connects to the board through Phoenix connector (J1).

Table 4. V_{BAT} Phoenix connector (J1)

Schematic label	Signal name	Description
J1-1	VBAT	Battery voltage supply input
J1-2	GND	Ground

UM11183 User manual

4.3.3.2 Output power supply connectors

Table 5. BUCK1/BUCK2 connector (J14)

Schematic label	Signal name	Description
J14-1	BUCK2	BUCK2 power supply output
J14-2	BUCK1	BUCK1 power supply output
J14-3	GND	Ground

Table 6. VBOOST/BUCK3 connector (J16)

Schematic label	Signal name	Description
J16-1	VBOOST	VBOOST output
J16-2	BUCK3	BUCK3 power supply output
J16-3	GND	Ground

Table 7. LDO1/LDO2 connector (J2)

Schematic label	Signal name	Description
J2-1	LDO1	LDO1 power supply output
J2-2	LDO2	LDO2 power supply output
J2-3	GND	Ground

Table 8. VPRE connector (J3)

Schematic label	Signal name	Description
J3-1	VPRE	VPRE power supply output
J3-2	GND	Ground

4.3.3.3 Debug connector (J29)

Table 9. Debug connector (J29)

Schematic label	Signal name	Description
J29-1	FOUT	Frequency synchronization output
J29-2	FIN	Frequency synchronization input
J29-3	PGOOD	Power GOOD
J29-4	n.c.	not connected
J29-5	INTB	Interrupt, active low
J29-6	n.c.	not connected
J29-7	RSTB	Reset, active low
J29-8	n.c.	not connected
J29-9	ERRMON	Error monitoring
J29-10	n.c.	not connected
J29-11	AMUX	Analog multiplexer
J29-12	FS0B_Out	Fail-safe, active low
J29-13	VDDIO_EXT	VDDIO external reference

© NXP B.V. 2019. All rights reserved.

KITFS85SKTEVM evaluation board

Schematic label	Signal name	Description
J29-14	PSYNC	Power synchronization
J29-15	VDDIO	VDDIO used by FS85
J29-16	WAKE2_IN	Wake2 input
J29-17	FCCU1	Fault collector control unit 1
J29-18	VSUP	VSUP power supply
J29-19	FCCU2	Fault collector control unit 2
J29-20	GND	Ground

4.3.3.4 Program connector (J30)

Schematic label	Signal name	Description
J30-1	WAKE1	WAKE1 input
J30-2	MOSI	SPI master output slave input
J30-3	VDDI2C	VDDI2C voltage
J30-4	MISO	SPI master input slave output
J30-5	I2C_SDA	I2C serial data
J30-6	SCLK	SPI clock
J30-7	I2C_SCL	I2C serial clock
J30-8	CSB	SPI chip select
J30-9	n.c.	not connected
J30-10	VPRE	VPRE output
J30-11	DBG	Connected to Debug pin
J30-12	GND	Ground
J30-13	n.c.	not connected
J30-14	VSUP	Connected to VSUP pin
J30-15	GND	Ground
J30-16	GND	Ground

4.3.4 Test points

The following test points provide access to various signals to and from the board.

KITFS85SKTEVM evaluation board



Figure 15. Evaluation board test points

Table 11. Evaluation board test point descriptions

Test point name	Signal name	Description
TP1	GND	Ground
TP2	GND	Ground
TP3	LDO2	LDO2 regulator output
TP4	LDO1	LDO1 regulator output
TP5	VPRE	VPRE DC/DC regulator output
TP6	GND	Ground
TP7	VBOOST	VBOOST DC/DC output
TP8	BOOST_LS	VBOOST low-side switcher
TP9	BUCK1_SW	BUCK1 switcher
TP10	BUCK3	BUCK3 DC/DC regulator output
TP11	BUCK3_SW	BUCK3 switcher
TP12	BUCK1	BUCK1 DC/DC regulator output
TP13	BUCK2	BUCK2 DC/DC regulator output
TP14	BUCK2_SW	BUCK2 switcher
TP16	GND	Ground
TP19	GND	Ground
TP20	RSTB	Reset
TP21	INTB	Interruption
TP22	FS0B	Fail-safe output

UM11183 User manual

KITFS85SKTEVM evaluation board

4.3.5 Jumpers



Figure 16. Evaluation board jumper locations

Table 12.	Evaluation	board jumper	descriptions
-----------	------------	--------------	--------------

Name	Function	Pin number	Jumper/pin function
J5	VBAT shunt	1-2	Shunt switch SW1 for current > 5.0 A
10		3-4	Shunt switch SW1 for current > 5.0 A
J6	VSUP shunt	1-2	For current measurement (insert amperemeter)
10		3-4	For current measurement (insert amperemeter)
J8	DLICK2 input	1-2	BUCK_INQ tied to VPRE
JO	BUCK3 input	2-3	BUCK_INQ tied to VBOOST
10		1-2	LDO1_IN connected to V _{PRE}
J 9	LDO1 input	2-3	LDO1_IN connected to VBOOST
J10	VBAT jack	Jack	Used for VBAT supply using jack connector
		1-2	VDDIO tied to LDO1
		3-4	VDDIO tied to LDO2
J11	VDDIO selection	5-6	VDDIO tied to VDDI2C (provided by external regulators)
		7-8	VDDIO tied to BUCK3
		9-10	VDDIO tied to VDDIO external
47	Delare	1-2	Debug pin tied to P5V0_USB (5.0 V provided by USB connector)
J17	Debug	2-3	Debug pin tied to V _{BAT} (through external protection) Do not use for OTP burning
100		1-2	VMON4 tied to LDO2
J20	VMON4	2-3	VMON4 tied to LDO1
100		1-2	VMON1 tied to 0.8 V
J22	VMON1	2-3	VMON1 tied to VPRE

UM11183 User manual © NXP B.V. 2019. All rights reserved.

KITFS85SKTEVM evaluation board

Name	Function	Pin number	Jumper/pin function
J23	VMON2	1-2	VMON2 tied to 0.8 V
JZJ		2-3	VMON2 tied to BUCK2
J24	VMON3	1-2	VMON3 tied to 0.8 V
JZ4		2-3	VMON3 tied to BUCK3
J25	RSTB	1–2	Reset LED Enabled when jumper is plugged
J26	INTB	1–2	Interrupt LED Enabled when jumper is plugged
J27	FS0B	1–2	FS0B LED Enabled when jumper is plugged
J29	—	—	-
J30	-	—	-
J31	-	_	Use only during board manufacturing
J32	PGOOD	1–2	PGOOD LED Enabled when jumper is plugged

4.3.6 Switches



Figure 17. Switch locations

Table 13. SW3

Position	Function	Description
RIGHT	OTP programming Off	OTP burning not possible
LEFT	OTP programming On	8.0 V on DBG pin allows OTP burning (blue LED turns On to indicate this state)

UM11183 User manual

KITFS85SKTEVM evaluation board

Table 14. SW2		
Position	Function	Description
OFF	WAKE1 open	Wake1 pin not connected to V_{SUP}
ON	WAKE1 closed	Wake1 pin connected to V _{SUP}

Table 15. SW1

Position	Function	Description
ТОР	VBAT On	VBAT from J1
MIDDLE	VBAT Off	Board not supplied
BOTTOM	VBAT On	VBAT from J10

4.4 Schematic, board layout and bill of materials

The schematic, board layout and bill of materials for the KITFS85SKTEVM evaluation board are available at http://www.nxp.com/KITFS85SKTEVM.

5 Installing and configuring software and tools

This development kit uses FlexGUI software. FlexGUI software is based on Java JRE.

Preparing the Windows PC workstation consists of three steps.

- 1. Install the appropriate Java SE Runtime Environment (JRE).
- 2. Install Windows 7 FlexGUI driver.
- 3. Install FlexGUI software package.

5.1 Installing the Java JRE

- Download Java JRE (Java SE Runtime Environment), available at <u>http://www.oracle.com/technetwork/java/javase/downloads/jre8-downloads-2133155.html</u> (8u162 or newer).
- 2. Open the installer and follow the installation instructions.
- 3. Following the successful installation, restart the computer.

5.2 Installing Windows 7 FlexGUI driver

On Windows 7 PCs, a virtual COM port installation is required. Install the Windows 7 FlexGUI driver using the following procedure.

Note: On Windows 10, it is not necessary to install virtual com port as Windows 10 uses a generic COM port driver.

- 1. Connect the kit to the computer as described in <u>Section 6 "Configuring the hardware</u> <u>for startup"</u>
- 2. On the Windows PC, open the Device Manager.
- 3. In the **Device Manager** window, right-click on **SECON FLEX GUI SLAVE**, and then select **Properties**.

UM11183

KITFS85SKTEVM evaluation board



aaa-031982

4. In the SECON FLEX GUI SLAVE Properties window, click Update Driver.

KITFS85SKTEVM evaluation board

SECON FLE	X GUI SLAVE Prop	perties	x
General	Driver Details		
	SECON FLEX GL	JI SLAVE	
	Device type:	Other devices	
	Manufacturer:	Unknown	
	Location:	Port_#0002.Hub_#0002	
There	e is no driver select	ee are not installed. (Code 28) ed for the device information set or element. evice, click Update Driver.	*
		Update Driver	
		Close	ncel
			aaa-031983

5. in the Update Software Driver window, select Browse my computer for driver software.

lov	v do you want to search for driver software?	
•	Search automatically for updated driver software Windows will search your computer and the Internet for the latest driver software for your device, unless you've disabled this feature in your device installation settings.	
•	Browse my computer for driver software Locate and install driver software manually.	

UM11183 User manual © NXP B.V. 2019. All rights reserved.

KITFS85SKTEVM evaluation board

 Select Let me pick from a list of device drivers on my computer, and then click Next.



7. Select Ports (COM & LPT) from the list, and then click Next.

Select your device's type from	the list below.	
Common hardware types:		
Network Client		
Network Protocol		
Service		
Non-Plug and Play Drivers		
PCMCIA adapters		
Portable Devices		
Ports (COM & LPT)		
🚌 Printers		
Processors		=
Proximity Devices		
SBP2 IEEE 1394 Devices		
SD host adapters		
Security Devices		-

8. Click Have Disk.

KITFS85SKTEVM evaluation board

	In the local distance	ligerte.		×
\bigcirc	Update Driver Software - SECON Fl	EX GUI SLAVE		
	Select the manufacturer and	vant to install for this hardware. model of your hardware device and then you want to install, click Have Disk.		If you have a
	Manufacturer (Standard port types) Brother Compaq GSM Radio Card NBC (Instruction of the standard of the stand	Model Communications Port ECP Printer Port Multiport Communications Port Printer Port	Ha	ave Disk
			Next	Cancel

aaa-031987

9. Click Browse.

Update D	Driver Software - SECON FLEX GUI SLAVE	
	device driver you want to install for this ha	
Install From		
	Insert the manufacturer's installation disk, and then make sure that the correct drive is selected below.	OK Cancel
A B	Copy manufacturer's files from:	Browse
🔄 This drive	r is digitally signed.	Have Disk
Tell me w	hy driver signing is important	
		Next Cancel
		aaa-031988

10.In the Locate File window, locate and select fsl_ucwxp, and then click Open.

UM11183

KITFS85SKTEVM evaluation board



11.In the Install from Disk window, click OK.

Install Fron	n Disk	X
æ	Insert the manufacturer's installation disk, and then make sure that the correct drive is selected below.	OK Cancel
	Copy manufacturer's files from: C:\Users\B59702\Desktop	Browse
		aaa-0319

12.If prompted, in the **Windows Security** window, click **Select this driver software anyway**.

KITFS85SKTEVM evaluation board



aaa-031991

13.Close the window when the installation is complete.



14.In the **Virtual Com Port Properties** window, verify that the device is working properly, and then click **Close**.

KITFS85SKTEVM evaluation board

Virtual C	Com Port (COM47) Pro	operties	×
Gener	al Driver Details		
1	Virtual Com Port (COM47)	
	Device type:	Other devices	
	Manufacturer:	NXP	
	Location:	Port_#0002.Hub_#0002	
	vice status his device is working pr	operly.	
			~
		Close	Cancel

aaa-031993

The Virtual Com Port appears in the Device Manager window.

KITFS85SKTEVM evaluation board



aaa-031994

5.3 Installing FlexGUI software package

The FlexGUI software installation requires only extracting the zip file in a desired location.

- 1. If necessary, install the Java JRE and Windows 7 FlexGUI driver.
- 2. Download the latest FlexGUI (32-bit or 64-bit) version, available at http://www.nxp.com/KITFS85SKTEVM.
- Extract all the files to a desired location on your PC.
 FlexGUI is started by running the batch file, \bin\flexgui-app-fs85.bat.

© NXP B.V. 2019. All rights reserved.

<complex-block>

6 Configuring the hardware for startup

<u>Figure 18</u> presents a typical hardware configuration incorporating the development board, power supply and Windows PC workstation.

To configure the hardware and workstation as illustrated in <u>Figure 18</u>, complete the following procedure:

1. Install jumpers for the configuration.

Table 16. Jun	nper configuration
Jumper	Configuration
J17	connect 1-2 (connect 5.0 V on DBG pin from the USB)

2. Configure switches for the configuration

Table 17. Swi	itch configuration
Switch	Configuration
SW1	middle position (VBAT off)
SW2	open (WAKE1)
SW3	open (OTP programming off)

3. Connect the Windows PC USB port to the KITFS85SKTEVM development board using the provided USB 2.0 cable.

Set the DC power supply to 12 V and current limit to 1.0 A. With power turned off, attach the DC power supply positive and negative output to KITFS85SKTEVM V_{BAT} Phoenix connector (J1).

- 4. Turn on the power supply.
- 5. Close SW2.

Note: At this step, the product is in debug mode and all regulators are turned off. The user can then power up with OTP configuration or configure the mirror registers before power up. Power up is effective as soon as J17 jumper is removed.

UM11183

KITFS85SKTEVM evaluation board

7 Using the KITFS85SKTEVM evaluation board

This section summarizes the overall setup. Detailed description is provided in the following sections.

Before starting the process, choose the mode you want to run the device.

- In Normal mode, the configuration comes from OTP fuses.
- In Debug mode, you can either use the current configuration from OTP fuse, if any, or use the OTP emulation mode to write in the mirror register.

The Normal mode or Debug mode is defined at startup depending on the DBG pin level.

- Normal mode is set by tying DBG to ground.
- Debug mode is set by setting DBG voltage to 5.0 V.

In OTP emulation, you can overwrite the mirror registers from a given OTP fuse configuration. See <u>Section 4.2.1 "OTP and mirrors registers"</u> and <u>Section 8.3 "Working with the Script editor"</u> to define your configuration.

In OTP fuse configuration, use the configuration fused in the OTP. So, if a valid OTP fuse configuration exists, then it is copied to the mirror registers at startup.

7.1 Generating the OTP configuration file

Define and generate your OTP configuration using the excel file *FS85_FS84_OTP_Config.xlsm*. This file allows configuring the device for parameters controlled by the the main state machine and the fail-safe state machine.

To generate the script:

1. Fill data in the OTP_conf_main_reg sheet.



Figure 19. OTP_conf_main_reg spreadsheet example

2. Fill data in the OTP_conf_failsafe_reg sheet.

UM11183

© NXP B.V. 2019. All rights reserved

KITFS85SKTEVM evaluation board

				F	AIL-SAFE OTF	REGISTERS					
Register Name	ADDRESS	BIT7	BIT6	BIT5	BIT4	ВІТЗ	BIT2	BIT1	BITO	Data_Bin	Data_Hex
OTP_CFG_UVOV_1	0A				VCORE	_V[7:0]					
					1000100	0 - 1.25V				10001000	0x88
OTP_CFG_UVOV_2	OB			VTH[3:0]				VTH[3:0]			
			1111	- 112%				- 112%		11111111	0xFF
OTP_CFG_UVOV_3	OC			VDDI0_V		V	CORE_SVS_CLAMP[4:	D]			
		0	0	0-3.3V			00000 - No SVS			00000000	0x00
OTP_CFG_UVOV_4	0D			OVTH[3:0]			VMON10				
				- 112%				- 112%		11111111	0xFF
OTP_CFG_UVOV_5	OE			OVTH[3:0]				OVTH[3:0]			
				- 112%			1111 -			11111111	0xFF
OTP_CFG_UVOV_6	OF			IVTH[3:0]			VCOREU				
				- 88%			1111			11111111	0xFF
OTP_CFG_UVOV_7	10			JVTH[3:0]			VMON1U				
				- 88%			1111			11111111	0xFF
OTP_CFG_UVOV_8	11			JVTH[3:0]			VMON3L				
				- 88%			1111			11111111	0xFF
OTP_CFG_PGOOD	12	- 0	PGOOD_RSTB	PGOOD_VMON4 0 - Not assigned	PGOOD_VMON3 0 - Not assigned	PGOOD_VMON2	PGOOD_VMON1	PGOOD_VDDIO	PGOOD_VCORE	00000000	0x00
070 050 10071	13		0 - Not assigned	ABIST1 VMON4	ABIST1 VMON3	0 - Not assigned ABIST1 VMON2	0 - Not assigned ABIST1 VMON1	0 - Not assigned ABIST1 VDDIO	0 - Not assigned ABIST1 VCORE	00000000	0x00
OTP_CFG_ABIST1	13		are[1:0]	0 - Not assigned	0 - Not assigned	0 - Not assigned	0 - Not assigned	0 - Not assigned	0 - Not assigned	00000000	0x00
OTP CFG ASIL	14	WD DIS	WD Selection	ERRMON EN	FCCU EN	VMON4 EN	VMON3 EN	VMON2 EN	VMON1 EN	0000000	0x00
OTP_CFG_ASIL	14	0 - Enabled	0 - Simple WD	0 - Disabled	0 - Disabled	0 - Disabled	0 - Disabled	0 - Disabled	0 - Disabled	00000000	0x00
OTP CFG 12C	15	0 - Ellableu	otp spare1[2:0]	0 - Disabled	FLT RECOVERY EN	0 - Disabled		ADDR[3:0]	0 - Disabled	0000000	0,00
UIP_CFG_12C	15		000		0 - Disabled			ddress D0		00000000	0x00
OTP CFG DGLT DUR 1	16	oto co	are[1:0]	VCOPE IN	/ DGLT[1:0]	VCORE OV DGLT		DGLT[1:0]	VDDIO OV DGLT	0000000	0,00
STI_CO_DOCI_DOR_1	0		0		25us	1 - 45us		25us	1-45us	00101101	0x2D
OTP CFG DGLT DUR 2	17			otp spare[4:0]	2545	U	VMONX UV		VMONX OV DGLT	00101101	JALU
Shi_cro_Sdci_Dok_2	/			00000				2505	1-45us	00000101	0x05
OTP FS S1 CRC LSB	18				OTP FS S1	CRC_LSB[7:0]	1 10		2 4545		0.000
					Automatically fille					00000000	0x00
OTP FS S1 CRC MSB	19				OTP FS S1 C						
che hour						ed in by Sidence IP				00000000	0x00

Figure 20. OTP_conf_failsafe_reg spreadsheet example

3. See the **OTP_conf_summary** sheet to review the complete configuration (main and fail-safe).



 Generate script in the OTP_conf_file_generation sheet. Once the configuration is ready, the user can generate the script file. Go to OTP_conf_file_generation, enter the path in the File repository, and then click Write_OTP_File_GUI.

KITFS85SKTEVM evaluation board



7.2 Working in OTP emulation mode

At startup, the device always uses the content from the mirror register. This content can come from OTP fuse or from configuration written directly in the mirror register. OTP emulation means that the user can emulate the OTP writing in the mirror register. This allows trials before burning the OTP.

- 1. Configure the hardware. See Section 6 "Configuring the hardware for startup".
- 2. Launch the FlexGUI software.
- 3. Switch to Debug mode:
 - a. Place SW1 in TOP direction (VBAT switched On).
 - b. Close SW2 (WAKE1).

While in Debug mode, all regulators are turned Off.

- 4. Load the mirror registers to work in OTP emulation mode. See <u>Section 8.3 "Working</u> with the <u>Script editor"</u>.
- 5. Unplug jumper J17 1-2 to start the device with the mirror configuration setting.
 - a. If the mirror registers are filled (with a configuration using the Script editor), that configuration is used in the emulation session.
 - b. If the mirror registers are not filled (with a configuration using the Script editor), the currently-programmed OTP fuse configuration is used, if it exists.
 - c. Otherwise, the mirror registers are not filled and the OTP fuse is not burned, and the device does not start up.

As long as initialization phase is not closed by a first good WD_Answer, the WD does not start and regulators do not stay alive. Also, as long as Debug mode is not exited by writing FS_STATES:[DBG_EXIT] bit to 1, the FS0B pin cannot be released.

6. Use the FlexGUI software to evaluate the device configured. See <u>Section 8 "Using</u> <u>FlexGUI"</u>.

UM11183

7.2.1 Example script: Closing initialization phase, disabling FCCU monitoring and releasing FS0B

The following script can be used to:

- Disable the WD (simple WD configuration is used here).
- Disable the FCCU monitoring.
 - On the hardware kit, the FCCU1 is pulled to GND and FCCU2 is pulled to VDDIO, which is detected as error phase by default. Disabling the FCCU by SPI/I2C avoids safety issue at startup.
- Close the initialization phase.
- Exit the Debug mode.
- Release FS0B pin. This is valid only if WD is activated in OTP. Seven good consecutive WD answers are required to have the FLT_ERR_CNTR back to 0. This is one of the conditions to allow FS0B release.

Table 18. FS85 starting sequence example

Step	Register name	Value	Description
1	FS_WD_WINDOW	0x0200	WDW_WINDOWS[3:0] = 0x0 => Watchdog disabled
2	FS_NOT_WD_WINDOW	0xF50F	NOT of FS_WD_WINDOW
3	FS_I_SAFE_INPUTS	0x51C6	FCCU_CFG[1:0] = 0x0 => 0x1 => Monitoring by pair FCCU12_FLT_POL[0] = 1 => FCCU1 or 2 = 0 is a fault
4	FS_I_NOT_SAFE_INPUTS	0xAC18	NOT of FS_I_SAFE_INPUTS
5	FS_WD_ANSWER	0x5AB2	1st good WD answer (for simple WD selection in OTP) Close the initialization phase
6	FS_STATES	0x4000	DBG_EXIT[0]=1 => Exit Debug mode
7	FS_WD_ANSWER	0x5AB2	2nd good WD answer
8	FS_WD_ANSWER	0x5AB2	3rd good WD answer
9	FS_WD_ANSWER	0x5AB2	4th good WD answer
10	FS_WD_ANSWER	0x5AB2	5th good WD answer
11	FS_WD_ANSWER	0x5AB2	6th good WD answer
12	FS_WD_ANSWER	0x5AB2	7th good WD answer
13	FS_RELEASE_FS0B	0xB2A5	FS0B pin released (pulled to high level)
14	MFLAG2	0x40F1	Clear flags VSUPUV7; VPREUVL, VSUPUVL, WAKE1FLG
15	FS_OVUVREG_STATUS	0x4550	Clear UV status flags

This sequence can be sent using a script built with FlexGUI. See <u>Section 8.3.2 "Script</u> <u>sequence files"</u>.

7.3 Programming the device with an OTP configuration

The device configuration can be changed three times (see <u>Section 4.2.1 "OTP and</u> <u>mirrors registers"</u>). The programming steps are exactly the same as the OTP emulation mode up to step 6.

Then, the user has to burn the part with FlexGUI. See <u>Section 8.4.8 "OTP programming</u>". Follow the instructions on the screen to proceed.

8 Using FlexGUI

To follow the steps in this section, make sure that the board is connected using the appropriate hardware configuration (see <u>Section 7.2 "Working in OTP emulation mode"</u>).

Note: It is recommended to use the latest version of FlexGUI.

8.1 Starting the FlexGUI application

After FlexGUI is launched with the *flexgui-app.bat* file, the FlexGUI launcher displays available kits.

Communication bus, SPI or I2C can be selected at this level. It is also possible to switch from one to the other using the communication tab from the main panel (see <u>Section 8.2</u> "Establishing the connection between FlexGUI and the hardware").

NP FlexGUI Laun	ncher — 🗆 X
Select a kit, o	n board device(s), target MCU and USB interface.
Kit and Device	e(s)
▼ FS85 KITs	
▼ FS85	
▼ ✓ F	-58530
	во
\checkmark	CO
A kit for FS85	and FS84 evaluation.
	Settings
Feature Set	debug-spi 🔹 🧬 Adjust loaded tabs, etc.
Target MCU	KL25Z (embedd 🔻 🚺 Check your HW setup.
USB Interface	usb_cdc Check used firmware.
A 17 17	Mode
 Application 	
Password	provide secret keywo Elevate
Password Launch Privile	
Password Launch Privile	ges BASIC
Password Launch Privile	ges BASIC

All information provided in this document is subject to legal disclaimers.

UM11183

33 / 51

© NXP B.V. 2019. All rights reserved.

When the configuration is selected, click **OK**.

8.2 Establishing the connection between FlexGUI and the hardware

The board must be connected to the USB before establishing a connection.

- Click Search to detect the COM port of the board.
- Click Start to enable the connection.

INFO - 500 - 4 1 💾 • F\$85:F\$8530.C0	Carlos adare											
	Clocks Regulators Measurem	. 1	Tarrest	Territoria di Antonio di		1 .						
59> FS85 [M_TM_STATUS1:0x1F] R: 0x022E								rrors_Parbate				
60> FS85 [FS_STATES:0x16] R: 0x4006 Tree Vi	ew Flat View Registers Per	Page 6 🔶	Bit Buttons Per	Line 8 🚔 🗌 Sort	By Address 🖌 Uni	form Buttons 🗹 Shov	v Bit Position					
161> FS85 [M_TM_STATUS1:0x1F] R: 0x022E functional		Write Read	Come Recent									
62> FS85 [FS_STATES:0x16] R: 0xA006 safety		The lease	copy merer									
i3> FS85 [M_TM_STATUS1:0x1F] R: 0x022E Write_INIT_Safety				W 0x0	RESERVED	ALSERVED	RESERVED	RESERVED	ALSERVED	RESERVED	RESERVED	RESURVED
4> FS85 [FS_STATES:0x16] R: 0xA005 Start					RESERVED			SPUMUCLK	SPUMUREQ	SPLMLCRC	IQC_M_CRC	IQC_M_REQ
5× 5505 04 TM STATUS10/10 8-0/0226	unication	M_FLAG	0x00	2 0	COMLERR	WU,6	VPRE.G	V800ST.6	VBUCK1.6	VBUCK2.6	VBUDI3.6	VLD01.6
6> FS85 [FS_STATES:0x16] R: 0xA006	unication			R Ox0								
17> FS85 [M_TM_STATUS1:0x1F] R: 0x022E					VLDO2_G	RESERVED	RESERVED	SPILMLCLK	SPUMUREQ	SPUMUCRC	I2C_M_CRC	I2C_M_REQ
8> F585 [FS_STATES:0x16] R: 0xA006												
I9> F585 [M_TM_STATUS1:0x1F] R: 0x022E Search				W 0x0						W2DIS	W10(5	
10> FS85 [FS_STATES:0x16] R: 0xA006 COM F	Port	M_MODE	0x01		RESERVED	EXTLEN_DIS	RESERVED	RESERVED	RESERVED			GOTOSTBY
1> FS85 [M_TM_STATUS1:0x1F] R: 0x022E				R Ox0	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PLL_LOCK_RT
72> FS85 [FS_STATES:0x16] R: 0xA006				K UNU	EXT_FIN_SEL_RT	RESERVED	MAIN_NORMAL	RESERVED	RESERVED	W2DIS	WIDIS	RESERVED
73> FS85 (M_TM_STATUS1:0x1F) R: 0x022E							_	-	_		_	
74> FS85 [FS_STATES:0x16] R: 0xA006				W 0x0	VPRE_PO_DIS	VPDIS	BOOSTOIS	8UCK1DIS	BUCK2DIS	BUCK3DIS	LOOIDIS	LDOZDIS
5> F585 [M_TM_STATUS1:0x1F] R: 0x022E	and some Trank on				RESERVED	VPEN	BOOSTEN	BUCKTEN	BUCK2EN	BUCKIEN	LDO1EN	LDOZEN
	ode or Test	M_REG_CTRL1	0x02	Ø0	VPRE PD DIS							
sas Pins Mode S	Selection			R 0x0	RESERVED							
Mode												
					VBSTSR[1]	VBSTSR(0)	BOOSTTSDCFG	BUCK1TSDCF6	BUCK2TSDCFG	BUCK3TSDCFG	LDO1TSDCFG	LDO2TSOCFG
Switch Mode: test-mode • Poll				W 0x0				VPRESRUSTI	VPRESRUSICI		VPRESRHSTIT	VPRESRHSIDI
outing: SPI-routing *		M_REG_CTRL2	0x03	0			ROOSTTSDCFG		BUCKITSDCFG		LDOITSDCFG	
				R 0x9	V85T58[1]	VESTSR(0)	ROOSTISDERG	BUCK1TSDCPG	8000150046	BUCK3TSDCPG	COOTISOCIO	LDO2TSDCFG
- SPI or	I2C Switch				RESERVED	RESERVED	RESERVED	VPRESRLS[1]	VPRESRLS[0]	RESERVED	VPRESRHS[1]	VPRESRHS(0)
Bus: SPI												
Frequency (kHz): 5000				W Oxe								
Main Status		M_AMUX	0x04		RESERVED	RESERVED	RATIO	AMUXŞE]	AML0(3)	AMUX(2)	AMUX[1]	AMUN[0]
Main Status					RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Extended Status				R OxO	RESERVED	AESERVED	RATIO	AMU0(4)	AML0[3]	AMU0(2)	AMUR[1]	AMU000
VLDO2_G: No event												
SPL_M_CLK: No error				W 0.0	MOD_COM#	FOUT_MUX_SEL[3]	FOUT_MUX_SEL[2]	FOUT_MUX_SEL[1]	FOUT_MUX_SEL[0]	POUT_PHASE(2)	FOUT_PHASE[1]	FOUT_PHASE[0]
SPI_M_REQ: No error					FOUT_CLK_SEL	EXT_RIN_SEL	FINLOW	MOD_EN	CLK_TUNE[3]	CUK_TUNE[2]	CUC/TUNE[1]	CLK_TUNE[0]
		M_CLOCK	0x05	Ø0	MOD_CONF	FOUT_MUX_SEL[3]	FOUT_MUX_SELI21	FOUT_MUX_SEUT1	FOUT_MUX_SELIDI	FOUT_PHASE(2)	FOUT,PHASE[1]	FOUT_PHASEIDI
	unication			R Ox0		ALSIEVED	FIN.DV	MOD EN				
2C_M_CRC: No error / Status					FOUT_CLK_SEL				CLK_TUNE[3]	CUC, TUNE[2]	CUC, TUNE[1]	CUK,TUNE[0]
C_M_REQ: No error							< 1 2	2 1				
U: KL252 (embedded State: CONNECTED Firmware: 0.13.10/0.2.0							1/3					

Figure 24. Main panel

Figure 24 shows the mode selection. At first launch, the FlexGUI starts in User mode. The user can then decide to switch to Test mode using the Switch mode drop-down list followed by clicking Apply.

The GUI-Device Status field checks the connection from MCU to the device. The ONLINE status indicates a good connection, while ERROR status indicates an issue (e.g. V_{SUP} is not provided to the device).

The SPI/I2C communication bus can be changed at any time using the drop-down list. This change is managed by the onboard MCU to communicate with the desired bus.

It is also possible to change the clock frequency using this panel.

Note that in the case of I2C, most of the time, the default address used by the device are 0x20 for main and 0x21 for the fail-safe.

The I2C address is managed differently in Debug and Normal mode

- Debug mode :
 - I2C address when debug mode pin is set to 5.0 V are 0x20 for main and 0x21 for failsafe.
 - The user can change this address in the mirror register. The new address is taken into account only after debug pin is released to 0 V.
- Normal mode:
 - The address is burned in the OTP.

The user can read in which mode the device is operating. It is also possible to switch from user mode to test mode (and vice-versa).

UM11183

User manual

KITFS85SKTEVM evaluation board

The current mode is refreshed only when Poll button is activated. If required, this has to be done at start up (Poll button is disabled by default). See <u>Figure 25</u>.

	Mode				
	Switch Mo	test	-	Poll	
				aaa-032771	
Figure 25. Disabling	g device mode poll	ing			

To move from one mode to the other, select the mode with switch mode drop-down button. If the requested mode is not confirmed by the device (if debug pin is not set, for instance), the drop-down menu switches back to the previous mode.

8.3 Working with the Script editor

The register and OTP emulation can be configured with the script editor. This is particularly useful to try various OTP configurations in Emulation mode.

ter messages 🔹 🛃	FS85 Script editor Device: F585 •	Commands:	Results:	
2> F585 [F5_MIRRORCMD:0x17] W: 0x0118 3> F585 [F5_MIRRORDATA:0x18] W: 0x00	Alias - No values - *	//Device configuration: FS8530	//Device configuration: FS8530	
4> FS85 [FS_MIRRORCMD:0x17] W: 0x0119	Digital pins	//Sample marking: PC3JFS8530A0ES //Author: NXP	//Sample marking: PC33FS8530A0ES	
5> FS85 (FS_OTPCMD:0x181 W: 0x0125		/ //autore: No2 / //Date: No2 / //Date: 11/0/2018 / //Date: 11/0/2018 / //Generated from SFSS_OTP_Mapping file revision: Rev 1.4 / //Generated from SFSS_OTP_Mapping file revision: Rev 1.4	//Author: NXP	
5> FS85 [FS_OTPCMD:0x18] W: 0x0124	 Analog pins 		//Customer: NXP	
> FS85 [FS_TM_STATUS1:0x2A] R: 0xA0C0	 Registers 		//Date: 11/8/2018 //Time: 10:12:14 AM	
> FS85 [M_TM_STATUS1:0x1F] R: 0x0022	▶ Mode			
FS85 [FS_STATES:0x16] R: 0x4001	 Generator 	//GUI_rev: > 0.6 //TEST_MODE_ENTRY	//Generated from FS85_OTP_Mapping file revision: F	ev 1.4
FS85 IM TM STATUS1.0x1FI R: 0x0022		//TEST_MODE_ENTRY SET_MODE/FS85test-mode	//Emulate/Program: Emulate	
FS85 [FS_STATES:0x16] R: 0x4001	Command	//BEGIN MAIN	//GULrev: > 0.6	
FS85 IM TM STATUS1.0x1FI R: 0x0022		//Verify Main Test Mode Entry (expect 0x0022) GET.REG: FS85: M. TestMode: M.TM. STATUS1	//TEST_MODE_ENTRY	
FS85 [FS_STATES:0x16] R: 0x4001	Script Editor	//CONFIGURE OTP MIRROR REGISTERS Script Text Editor	OK set mode = test-mode	Script Results
FS85 [M_TM_STATUS1:0x1F] R: 0x0022		SET_REG:FS85:M_OTP:M_MIRRORDATA.0x000F	//REGIN MAIN	Compenseduto
FS85 [FS_STATES:0x16] R: 0xA001		SET_REG/FS85:M_OTP:M_MIRRORCMD:0x0114 SET_REG/FS85:M_OTP:M_MIRRORDATA.0x0007	//Verify Main Test Mode Entry (expect 0x0022)	
FS85 [M_TM_STATUS1:0x1F] R: 0x0022	Send and Received	SET_REG:FS85:M_OTP:M_MIRRORCMD:0x0115	OK read reg. M TM STATUS1 = 0x0022	
FS85 [FS_STATES:0x16] R: 0xA001	Commands	SET_REG/FS85:M_OTP:M_MIRRORDATA.0x00EF	//CONFIGURE OTP MIRROR REGISTERS	
FS85 [M_TM_STATUS1:0x1F] R: 0x0022	Commanus	SET_REG/S85:M_OTP:M_MIRRORCMD:0x0116 SET_REG/S85:M_OTP:M_MIRRORDATA:0x000D	OK: write reg. M_MIRRORDATA = 0x01	
FS85 [FS_STATES:0x16] R: 0xA001		SET_REG/FS85/M_OTP.M_MIRRORCMD:0x0117	OK: write reg. M_MIRROROMD = 0x0114	
5 Pins		SET_REG/FS85:M_OTP:M_MIRRORDATA.0x008C		
		SET_REG/FS85-M_OTP-M_MIRRORCMD:0x0118 SET_REG/FS85-M_OTP-M_MIRRORDATA.0x0007	OK: write reg. M_MIRRORDATA = 0x07	
de		SET_REG/FS85/M_OTP:M_MIRRORCMD:0x0119	OK: write reg. M_MIRRORCMD = 0x0115	
itch Mode: test-mode *		SET_REG/FS85-M_OTP-M_MIRRORDATA.0x0064 SET_REG/FS85-M_OTP-M_MIRRORCMD.0x011A	OK: write reg. M_MIRRORDATA = 0xef	
rrent Mode: test-mode		SET_REG:FS85:M_OTP:M_MIRRORDATA;0x0006	OK: write reg. M_MIRRORCMD = 0x0116	
		SET_REG:FS85:M_OTP:M_MIRRORCMD:0x0118	OK: write reg. M_MIRRORDATA = 0x0d	
ting: SPI-routing ~		SET_REG/S85M_OTP:M_MIRRORDATA.0x0088 SET_REG/S85M_OTP:M_MIRRORCMD.0x011C	OK: write reg. M_MIRRORCMD = 0x0117	
SPI1		SET_REG/FS85:M_OTP:M_MIRRDRDATA.0x001C	OK: write reg. M_MIRRORDATA = 0x8c	
s: SPI		SET_REG:FS85:M_OTP:M_MIRRORCMD:0x011D	OK: write reg. M_MIRRORCMD = 0x0118	
quency [kHz]: 5000		SET_REG/FS85-M_OTP-M_MIRRORDATA.0x008E SET_REG/FS85-M_OTP-M_MIRRORCMD.0x011E	OK: write reg. M_MIRRORDATA = 0x07	
Main Status		SET_REG/FS85/M_OTP.M_MIRRORDATA/0x0093	OK: write reg. M_MIRRORCMD = 0x0119	
M ERR: No failure		STT, BARTSMAL, OTFAM, MIRIKONCUMDADOITE STT, MARISSMAL, DTFAM, MIRIKONCUMDADOITE STT, MARISSMAL, DTFAM, MIRIKONCUMDADOITE STT, MARISSMAL, DTFAM, MIRIKONCUMDADOITE STT, BARTSMAL, DTFAM, MIRIKONCUMDA	OK: write reg. M_MIRRORDATA = 0x64	
G: Event occurred			OK: write reg. M_MIRRORCMD = 0x011a	
			OK: write reg. M_MIRRORDATA = 0x06	
RE_G: Event occurred			OK: write reg. M_MIRRORCMD = 0x011b	
OOST_G: Event occurred			OK: write reg. M_MIRRORDATA = 0x88	
UCK1_G: No event			OK: write reg. M_MIRRORCMD = 0x011c	
UCK2_G: No event			OK: write reg. M_MIRRORDATA = 0x1c	
UCK3_G: No event		💽 ∞ 💾 📄 🚽 🕢 Script Execution and Management	💾 🖿 🥑 Results manag	omont
DO1 G: No event			🗖 🔲 🥑 Results manag	ement
	ware: 0.13.10/0.2.0		Application: SPM (fs8)	x0) 0.9.0 FlexGUI: 1.0.2-RFP Build: Thu Jul 04 18:47:52 CE

The main subareas of this panel are:

- Send and receive command: displays a summary of commands sent and received from the device
- Command script editor: builds commands to be sent to the device
- Script text editor: sends a sequence of register configurations from a text file or from command edited directly in this area
- Script results: displays result status of each command sent to the device

8.3.1 Script text editor

Using Script editor, you can execute any command either directly or from a file. It is also possible to save and modify a script. Using the brush symbol, it is possible to clean windows if needed.

KITFS85SKTEVM evaluation board

All commands have to follow a specific syntax. The Help menu describes commands available in the script editor and their syntax.

This help page describes commands available in the script editor and their format.

List of commands

- SET_REG: sets value of a selected register.
- READ_REG: reads value of a selected register.
- SET_DPIN: sets value of a selected digital pin.
- · GET_DPIN: gets value of a selected digital pin.
- GET_APIN: gets value of a selected analog pin. Returned value is in mV.
- PAUSE: shows a dialog with user defined message. The script is paused until the user cofirms the dialog.
- EXIT: stops execution of the script.
- SET_MODE: sets device mode. List of modes depends on a device.

Command format

The following table describes command parameters. All paramaters are mandatory.

	lst parameter	2nd parameter	3rd parameter	4th parameter	5th parameter
SET_REG	Device	Reg. set	Reg. name / Reg. address	Reg. value	-
GET_REG	Device	Reg. set	Reg. name / Reg. address	-	-
SET_DPIN	Device	Pin name	Dig. pin value	-	-
GET_DPIN	Device	Pin name	-	-	-
GET_APIN	Device	Pin name	-	-	-
PAUSE	Message	-	-	-	-
EXIT	-	-	-	-	-

Description of command parameters mentioned in the table above:

- Device: device name (alias used in application).
- Reg. set: register set name. Register sets allows to associate registers which have similar function.
- · Reg. name: register name as defined in datasheet.
- Reg. address: register address in decimal or hexadecimal (with 0x prefix) format.
- Reg. value: register value in decimal or hexadecimal (with 0x prefix) format.
- · Pin name: name of digital or analog pin as defined in device datasheet.
- · Dig. pin value: value of digital pin. Allowed strings are 'low' and 'high'.
- Message: a message to be displayed in a dialog. It cannot contain ':' character, which is used as delimiter of parameters.
- · Mode: name of a device mode.

Figure 27 shows an example to build a command from the panel.
KITFS85SKTEVM evaluation board

	FS85 Script editor	•				
	Device:	FS85	•	Commands:		
	Digital pins			SET_REG:FS85:functiona	al:M_REG_CTRL1:0x0800	
	Analog pins			Comma	 ind Built	
	 Registers 					
	Operation:	Write reg.	•			
	Reg. set:	functional	•			
	Reg. name/address	M_REG_CTRL1	-			
	Reg. value:	0x0800				
	Bu	 ild Command			aaa-032336	
Figure 27. B	uild a comma	nd				

The value 0x0800 is sent to the register M_REG_CTRL1 (BUCK2DIS). The user can then send it to the device by clicking the arrow (see <u>Figure 28</u>).

	Send Script aaa-032337	
Figure 28. Send script	t	
	Commands:	
	// This command will disable // Regulator BUCK2 SET_REG:FS85:functional:M_REG_CTRL1:0x0800	
Figure 29. Correct for	mat	
	Commands:	
	// This command will disable Regulator BUCK2 SET_REG:FS85:functional:M_REG_CTRL1:0x0800	
Figure 30. Wrong form	nat ("//" missing in second line)	

8.3.2 Script sequence files

The Script editor allows the user to save script sequence files. A script sequence file is text file that contains a set of commands sent to the device in the order they are written, as shown in the following example.

```
// FS85_Release_FS0b
SET_REG:FS85:safety:FS_WD_WINDOW:0x0200
SET_REG:FS85:safety:FS_NOT_WD_WINDOW:0xF50F
SET_REG:FS85:Write_INIT_Safety:FS_I_SAFE_INPUTS:0x51C6
SET_REG:FS85:Write_INIT_Safety:FS_I_NOT_SAFE_INPUTS:AC18
SET_REG:FS85:safety:FS_WD_ANSWER:0x5AB2
```

Note: Comments can be added with a // prefix.

8.4 Understanding the FS85 workspace

The FS85 workspace consists of several tabs, each dedicated to a specific aspect of device functionality or configuration.

- · Register map
- Clocks
- · Regulators
- Measurements
- Interrupt flags
- · INIT safety
- · Diag safety
- OTP programming
- TestMode:Sequencer
- TestMode:Mirrors_Main and TestMode:Mirrors_Failsafe

8.4.1 Register map

All SPI/I2C registers can be accessed in write and read mode using this tab.

UM11183

KITFS85SKTEVM evaluation board



• **Register map**: allows access to functional register, safety register and write init register which are accessible only during initialization phase

- Read: allows you to read any register either individually or by bank
- Write: allows you to write any register either individually or by bank
- Register expansion: displays the value of each device parameter

8.4.2 Clocks



This tab allows:

OTP:

• Read current OTP configuration (write operation is not possible). To display the accurate data, the device needs to operate in Test mode.

UM11183

KITFS85SKTEVM evaluation board

SPI/I2C:

- · Configure the device to work with FIN input
- Select the signal to apply on FOUT pin
- Play with manual frequencies and spread spectrum

8.4.3 Regulators

The regulator has two main areas:

- · Low voltage (LV) regulators configuration
- VPRE compensation network calculation

Each regulator can either be enabled or disabled by SPI/I2C. The thermal shutdown behavior can be configured to either shutdown the regulator, or shutdown the regulator and transition to deep fail-safe. The write button applies to the entire table. The VPRE compensation network calculator helps to define the value for VPRE external compensation network.

	Lov	VPRE compensation network calculation				
LV Buck1			LV Buck2			VPRE [V]
State in normal mode	Disable	•	State in normal mode	Disable	-	VPRE ILIM [mV]
Behavior in case of TSD	Regulator_Shutdown	-	Behavior in case of TSD	Regulator_Shutdown	•	Switching Frequency [KHz]
						Rshunt [mOhm]
	LV Buck3			LDO1		Cout [uF]
State in normal mode	Disable	•	State in normal mode	Disable	•	Lvpre [uH]
Behavior in case of TSD	Regulator_Shutdown	-	Behavior in case of TSD	Regulator_Shutdown	•	Rcomp [KOhm] N/A Ccomp [nF] N/A
						Chf [pF] N/A
	LDO2			VBOOST		Current limit [A] N/A Slope compensation [mV/us] N/A
State in normal mode	Disable	-	State in normal mode	Disable	-	supe compensation (my as) Toya
Behavior in case of TSD	Regulator_Shutdown	-	Behavior in case of TSD	Regulator_Shutdown	•	
		Wr	ite			Calculate
						aaa-03

8.4.4 Measurements

This tab enables two features:

- Read any of the AMUX signals over time
- · Display regulator voltage summary

KITFS85SKTEVM evaluation board



8.4.5 Interrupt flags

This tab allows you to set or clear flags. It is also possible to mask the interruption.

	Over/under-voltage	e .			Over-temperature	
	Status Clear		Mask		Status Clear	Mask
VSUP UVH	\checkmark		INT_not_masked	LDO1 shutdown		INT_not_mask
VSUP UVL	\checkmark		INT_not_masked	LDO2 shutdown		INT_not_masks
VSUP UV7	\checkmark		INT_not_masked	BUCK1 shutdown		INT_not_mask
VPRE UVH	\checkmark		INT_not_masked	BUCK2 shutdown		INT_not_mask
VPRE UVL	\checkmark		INT_not_masked	BUCK3 shutdown		INT_not_mask
VPRE FB_OV			INT_not_masked	VBOOST shutdown		INT_not_maske
VBOS UVH	\checkmark		INT_not_masked	BOS		INT_not_maske
VBOOST UVH	\checkmark		INT_not_masked		Write Read Poll	
VBOOST OV			INT_not_masked			
	Write Read F	Poll				
LDO1			INT_not_masked	LDO1 ST		Mask
1001	Status Clear		Mask	LDO1 CT	Status Clear	Mask
LDO2			INT_not_masked	LDO2 ST	-	
BUCK1			INT not masked	BUCK1 ST	-	
BUCK2			INT_not_masked	BUCK2 ST	-	
			INT_not_masked	BUCK3 ST		
BUCK3			INT_not_masked	VBOOST ST		
BUCK3 VBOOST			INT_not_masked	WK1 FLG		INT_not_masks
			INT_NOL_MASKED			
VBOOST	Write Poort		INT_NOL_Masked	WK2 FLG		INT_not_maske
VBOOST	Write Read F	Poll	INT_NOL_Masked			INT_not_maske
VBOOST	Write Read F		INT_NOL_Masked	WK2 FLG		INT_not_maske
VBOOST	Write Read F		INI_NOL_Masked	WK2 FLG WK1 RT		INT_not_mask
VBOOST	Write Read F		INI_NOL_Masked	WK2 FLG WK1 RT	Write Read Poll	INT_not_mask

8.4.6 INIT safety

This tab allows you to manage all registers that can be configured to close the initialization phase. Note that the initialization phase is closed by the first good watchdog refresh before 256 ms timeout.

Fault source	Fault impact Settings	FSOB RS	STB					
		FSUB R	518		Error counters limit		OV/UV Safe Re	action 1
COREMON_OV	No_effect 👻			WD_ERR_LIMIT	6 -	6	VCore ABIST2	No_ABIST
DIO_OV	No_effect 👻			WD_RFR_LIMIT	6 👻	6	VDDIO ABIST2 VMon1 ABIST2	No_ABIST No_ABIST
MON1_OV	No_effect 👻			FLT_ERR_CNT_LIMIT	6 -	6	VMon2 ABIST2	No_ABIST
MON2_OV	No_effect 👻						VMon3 ABIST2	No_ABIST
MON3_OV	No_effect 👻						VMon4 ABIST2	No_ABIST
MON4_OV	No_effect 👻							
COREMON_UV	FSOB 👻				Safe Inputs		Miscellane	ous
DDIO_UV	FSOB 👻			FCCU pin config	FCCU1_FCCU2_pair *	FCCU1_FCCU2_pair	RSTB pulse duration 10ms	
MON1_UV	FSOB 👻			FCCU12 polarity FCCU1 polarity		FCCU1_L_FCCU2_H FCCU1_L	Assert RSTB on FS0B short Disable clock monitoring	RESET_asserted Monitoring_activ
MON2_UV	FSOB 👻			FCCU2 polarity		FCCU2_L	Disable clock monitoring Disable 8S timer	Counter_enabled
MON3_UV	FSOB 👻			FCCU1 polarity impact	\checkmark	FSOB_RSTB		
MON4_UV	FSOB 👻			ERRMON polarity		Negative_edge		
CU12	FSOB_RSTB -			ERRMON timing config	8ms 👻	8ms		
CCU1	FSOB RSTB -							
CU2	FSOB_RSTB -				Static Voltage Scaling			
RRMON	FSOB_RSTB -			Static voltage scaling	0mV 👻	0mV		
D_FS_IMPACT	FSOB_RSTB -							
T_ERR_IMPACT	FSOB_RSTB -							
npact								
o impact								
	Write Read					Write Rea	d	
								aaa-0323

8.4.7 Diag safety

The watchdog type configured in the OTP has to be manually selected in the dropdown list to play with the watchdog features. If the user is not aware about the type of watchdog configured in the OTP, it can be found in TestMode:Mirrors_Failsafe and Miscellaneous tabs.

KITFS85SKTEVM evaluation board

Register map Clocks Regulators Measurements Interr	upt Flags INIT Safety Diag Safety OTP_prog TestMode:Sequence	TestMode:Mirrors_Main TestMode:Mirrors_FailSafe
Safe IO	Diag. Safety	INTB Mask
Report PGOOD change N/V Report PGOOD sense N/V Statemal reset N/V SSTB driver N/V SSTB sense N/V SSTB diag N/V SSTB diag N/V SSTB diag N/V SSTB sense N/V SSTB sense N/V SSTB diag N/V SSTB diag N/V SSDB driver N/V SSOB sense N/V SSOB request SSOB request SSOB request SSOB request	FCCU12 error N/V FCCU1 error N/V FCCU2 error N/V ERRMON acknowledge ERRMON input error ERRMON input status N/V WD refresh status N/V SPI CLK status N/V SPI CLK status N/V SPI CC status N/V I2C CRC status N/V I2C access status N/V	VMON4 OV/UV int. enable N/V VMON3 OV/UV int. enable N/V VMON2 OV/UV int. enable N/V VMON1 OV/UV int. enable N/V VDDID OV/UV int. enable N/V VCOREMON OV/UV int. enable N/V ERRMON int. enable N/V ERRMON int. enable N/V ERCU2 int. enable N/V FCCU1 int. enable N/V
Write Read	Write Read	Write Read
Watchdog management	OV/UV status	Flags and Status
	VCOREMON OV N/V VCOREMON UV N/V VDDIO OV N/V VDDIO UV N/V VDDIO UV N/V VMON4 OV N/V VMON4 UV N/V VMON3 OV N/V VMON3 OV N/V VMON3 UV N/V VMON2 OV N/V VMON1 OV N/V VMON1 UV N/V FS OSC DRIFT N/V Write Read script to release FSOb pin when from power-up P	Communication error N/V WD refresh error N/V 10 error N/V Voltage monitoring error N/V ABIST1 status N/V ABIST2 status N/V Est Mode Activation Status N/V Leave debug mode Debug mode Debug mode N/V OTP bit corruption N/V Fail-safe machine state N/V
Select the current watchdog OTP conf before to use the watchdog managem		aaa-0323

The FS_Release_FS0B command calculates and sends the right secure16-bit word to release FS0B.

A simplified way to release FS0B after power up is to, first, select the right type of watchdog configured in the OTP, then, hit FS0B Release script button. This sends the right sequence to close the initialization sequence, sets the error counter back to 0, then releases FS0B.

8.4.8 **OTP** programming

This tab allows you to burn the OTP using a script generated by the excel file OTP configuration (see <u>Section 7.1 "Generating the OTP configuration file "</u>).



Figure 38. OTP burning

To set up the hardware before OTP burning, see <u>Section 7.3 "Programming the device</u> with an OTP configuration".

See Figure 38 and follow the steps:

- Browse and load the script file you want to burn. The program button is then available.
- Click Program.

FlexGUI pops up to turn the 8.0 V On, and then turns Off. Note that the blue LED on the board indicates that an 8.0 V voltage is available on the Debug pin. This voltage is used only during the burning process, and should not be applied in any other configuration. At the end of the first OTP programming, the MTP index = 1, WP, BE and CRC flags are green.

The Sector Flags area provides status <u>Table 19</u> provides the state of main flags after a read. This helps to determine how many times the part was burned.

OTP burning step	BE	WP	CRC	MTP Index
OTP not burn Mirrors Empty	Red	Red	Red	1
OTP not Burn Mirrors Filled	Red	Red	Green	1
1	Green	Green	Green	1
2	Green	Green	Green	2
3	Green	Green	Green	3

Table 19. OTP burning flag status

Example shown in Figure 38 corresponds to the OTP burning step 2 from Table 19.

To check if a valid OTP configuration is already burned, switch V_{BAT} Off, then On, and start the device. The device starts with the OTP configuration.

UM11183

8.4.9 TestMode:Sequencer

The sequencer allows you to display the slot configuration for the device. To be able to access this tab, the device has to be in Test mode. The configuration is read from mirror register. It is possible to modify it and update the mirror register.

As an example, the slot sequence is filled at start up with the content of OTP fuses. Then the user can decide to modify any of the configurations coming from the OTP fuse. Note that all these actions are done with Debug pin at 5.0 V and in test mode.



Use the drop-down button (see <u>Figure 40</u>) to select the appropriate slot. The selection configuration can be sent to the device by clicking Write button. The current status can be read by using Read button.



KITFS85SKTEVM evaluation board

8.4.10 TestMode:Mirrors_Main and TestMode:Mirrors_Failsafe

The TestModeMirrors_Main and TestModeMirrors_FailSafe tabs allow access to the OTP main mirrors and fail-safe registers. These tabs are available in Test mode.

	VPRE			BOOST			LDOs	
VPRE mode	Force PWM 👻	Force PWM	Output voltage	1		VLDO2 current limitation	400mA ~	400mA
Output voltage	17 ~	17	BOOST enable	Disabled	* Disabled	VLDO2 output voltage	1.2V ~	1.2V
Slope compensation	170mV/us -	170mV/us	BOOST minimum ON time	60ns		LDO2 sequencing slot	Slot2 -	Slot2
Current limitation threshold	50mV ~	50mV	VBOOST slope compensation	17	▼ 17	Regulator behavior in case o	LDO2 shutdown + 👻	LDO2 shutdown
Low Side slew rate control	130mA -	130mA	Compensation Network Resistor Rco	750Kohms	▼ 750Kohms	VLDO1 current limitation	400mA ~	400mA
High Side slew rate control	260mA -	260mA	Compensation Network Capacitor C	1	· 1	VLDO1 output voltage	1.2V ~	1.2V
VPRE phase (delay) selection	Delay2 -	Delay2	VBOOST current limitation	0	~ 0	LDO1 sequencing slot	Slot1 -	Slot1
Delay to turn OFF VPRE at device power down	32ms 👻	32ms	VBOOST Low Side slew rate control	1	* 1	Regulator behavior in case o	LDO1 shutdown 👻	LDO1 shutdow
VPRE clock selection	CLK_DIV1 -	CLK_DIV1	BOOST phase (delay) selection	Delay1	▼ Delay1			
			BOOST clock selection	CLK_DIV2	 CLK_DIV2 			
			Regulator behavior in case of TSD	BOOST shutdown	▼ BOOST shut			
Writ	Read		Wr	ite Read			Write Read	
	0116144			011010			011010	
	BUCK1	17	VBUCK2 output voltage 1	BUCK2	17	VBUCK3 output voltage	BUCK3	▼ 2.8V
VBUCK1 output voltage BUCK1 inductor selection	1.5uH *			uH ·		BUCK3 enable	Disabled	 Disabled
VBUCK1 current limitation	0 *			nabled		BUCK3 inductor selection	1uH	 Uisabled TuH
VBUCK1 & VBUCK2 multiphase operation	Enabled •	Enabled	VBUCK2 current limitation 0			VBUCK3 current limitation	2.6A	 ▼ 2.6A
BUCK1 Compensation Network	65GM ·	65GM	BUCK2 compensation network 0			BUCK3 compensation resistor	Default	 ✓ Default
BUCK1 sequencing slot	Slot1 •	Slot1		lot2		BUCK3 gain control	1	* 1
BUCK1 phase (delay) selection	Delay2 -	Delay2		elay1 -	Delay1	BUCK3 sequencing slot	Slot1	
BUCK1 clock selection	CLK_DIV1 -			LK_DIV1		BUCK3 phase (delay) selection	Delay2	→ Delay2
Regulator behavior in case of TSD	BUCK1 shutdown + *	BUCK1 shutdown +	Regulator behavior in case of TSD B	UCK2 shutdown	BUCK2 shutdown	BUCK3 clock selection	CLK DIV1	· CLK DIV1
BUCK1 and BUCK2 Soft start/stop configura	7.81mV/us *	7.81mV/us				Regulator behavior in case of	BUCK3 shutdown	
						Soft start/stop configurability	3.47mV/us	▼ 3.47mV/us
Writ	te Read		Wr	ite Read			Write Read	
	сгоск			SM			VSUP UV/OV	
	Disabled • Disabled		Deep Fail-safe infinite autoretry enable		 Disabled 	VSUP Under Voltage Threshold	-	• 6.3
PLL enable	Divide8 - Divide8		Deep Fail-safe autoretry enable	Disabled	Disabled	Regulator assigned to VDDIO (OV) VPRE VPRI		
PLL enable Divider 1 setting			Synchronization with 1x FS85 or 1x PF8	2 2xFS85 Enabled				
PLL enable Divider 1 setting	Divide10 - Divide10				 Enabled 			
PLL enable Divider 1 setting	Divide10 - Divide10		Synchronization with 2 devices					
PLL enable Divider 1 setting	Divide10 - Divide10		Synchronization with 2 devices Device I2C address	D1	▼ D1			

NXP Semiconductors

UM11183

KITFS85SKTEVM evaluation board

VI	MON1		V	MON2		V	MON3	
Overvoltage threshold [%]	112 👻	112	Overvoltage threshold [%]	112 -	112	Overvoltage threshold [%]	112 👻	112
Overvoltage Filtering Timing [us]	45 👻	45	Overvoltage Filtering Timing [us]	45 👻	45	Overvoltage Filtering Timing [us]	45 👻	45
Undervoltage threshold [%]	88 👻	88	Undervoltage threshold [%]	88 👻	88	Undervoltage threshold [%]	88 👻	88
Undervoltage Filtering Timing [us]	25 👻	25	Undervoltage Filtering Timing [us]	25 👻	25	Undervoltage Filtering Timing [us]	25 👻	25
Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigne
Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigned
Monitoring		Disabled	Monitoring		Disabled	Monitoring		Disabled
write	Read		write	Read		write	Read	
VI	MON4		v	DDIO		v	CORE	
Overvoltage threshold [%]	112 -	112	Overvoltage threshold [%]	112 -	112	Overvoltage threshold (BUCK1) [%]	112 -	112
Overvoltage Filtering Timing [us]	45 💌	45	Overvoltage Filtering Timing [us]	45 💌	45	Overvoltage Filtering Timing [us]	45 💌	45
Undervoltage threshold [%]	88 👻	88	Undervoltage threshold [%]	88 -	88	Undervoltage threshold [%]	88 -	88
Undervoltage Filtering Timing [us]	25 💌	25	Undervoltage Filtering Timing [us]	25 💌	25	Undervoltage Filtering Timing [us]	25 -	25
Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigne
Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigne
Monitoring		Disabled	Voltage selection	3.3V 👻	3.3V	Monitoring voltage (VBUCK1)	1.25V ·	1.25V
write	Read		write	Read		write	Read	
		Miscell	aneous					
SVS max value allowed NoSVS	✓ NoSVS	RSTB assign	ment to PGOOD	Not_Assigned				
Watchdog monitoring	✓ Enabled	Watchdog n	node Simple_WD	 Simple_WD 				
ERRMON monitoring	Disabled	FCCU monit	oring	Disabled				
Fault recovery strategy	Disabled	Device I2C a	ddress D0	▼ D0				

Figure 42. TestMode: Mirrors_FailSafe

The Read button provides the current status. The Write button changes the configuration in mirror register. This can be useful, for example, to modify few parameters from OTP fuse to start up the board.

9 References

- [1] **KITFS85SKTEVM** detailed information on this board, including documentation, downloads, and software and tools <u>http://www.nxp.com/KITFS85SKTEVM</u>
- [2] FS8500 product information on FS8500, Safety system basis chip for S32 microcontrollers, fit for ASIL D <u>http://www.nxp.com/FS8500</u>
- [3] **FS8400** product information on FS8400, Safety system basis chip for S32 microcontroller, fit for ASIL B <u>http://www.nxp.com/FS8400</u>
- [4] FS85_FS84_OTP_Config.xlsm OTP configuration file

10 Revision history

Rev	Date	Description
v.3	20191206	 Section 8.1: updated Figure 23 Section 8.2: updated description and Figure 24 Section 8.3: updated Figure 26 Section 8.3.1: updated Figure 28 Section 8.4.1: updated Figure 31 Section 8.4.2: updated Figure 32 Section 8.4.6: updated Figure 36 Section 8.4.3: updated Figure 33 Section 8.4.10: updated Figure 41
v.2	20190220	 Global: reorganized content to match latest template <u>Section 4.3.5</u>: updated <u>Table 12</u> <u>Section 6</u>: updated the configuration procedure <u>Section 8.4.7</u>: updated <u>Figure 37</u> <u>Section 8.4.9</u>: updated <u>Figure 39</u> and <u>Figure 40</u> <u>Section 8.4.10</u>: updated <u>Figure 41</u>
v.1	20190118	Initial version

KITFS85SKTEVM evaluation board

11 Legal information

11.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a

default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

11.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V. SMARTMOS — is a trademark of NXP B.V.

KITFS85SKTEVM evaluation board

Tables

Tab. 1.	Compensation network	6
Tab. 2.	Evaluation board board component	
	descriptions	. 10
Tab. 3.	Evaluation board indicator descriptions	.12
Tab. 4.	VBAT Phoenix connector (J1)	.13
Tab. 5.	BUCK1/BUCK2 connector (J14)	14
Tab. 6.	VBOOST/BUCK3 connector (J16)	.14
Tab. 7.	LDO1/LDO2 connector (J2)	.14
Tab. 8.	VPRE connector (J3)	. 14
Tab. 9.	Debug connector (J29)	.14

Figures

Fig. 1. Fig. 2.	KITFS85SKTEVM1 VMONx configuration5
Fig. 3.	VPRE compensation network5
Fig. 4.	BUCK1 and BUCK2 multiphase
	configuration6
Fig. 5.	SPI connection to KL25Z6
Fig. 6.	J30 SPI connection7
Fig. 7.	VDDIO selection7
Fig. 8.	VDDI2C supply7
Fig. 9.	OTP configuration8
Fig. 10.	Debug mode entry9
Fig. 11.	OTP hardware implementation9
Fig. 12.	Evaluation board featured component
•	locations
Fig. 13.	Evaluation board indicator locations12
Fig. 14.	Evaluation board connector locations13
Fig. 15.	Evaluation board test points16
Fig. 16.	Evaluation board jumper locations
Fig. 17.	Switch locations
Fig. 18.	Typical initial configuration
Fig. 19.	OTP_conf_main_reg spreadsheet example 29
Fig. 20.	OTP conf failsafe reg spreadsheet
1 19. 20.	example

Tab. 10. Tab. 11. Tab. 12. Tab. 13. Tab. 13. Tab. 14. Tab. 15. Tab. 16. Tab. 16. Tab. 17. Tab. 18. Tab. 19.	Program connector (J30)15Evaluation board test point descriptions16Evaluation board jumper descriptions17SW318SW219SW119Jumper configuration28Switch configuration28FS85 starting sequence example32OTP burning flag status44
Tab. 19.	OTP burning flag status

Fig. 21. OTP_conf_summary example	30
Fig. 22. OTP script generation	
Fig. 23. Launcher panel - bus selection	
Fig. 24. Main panel	
Fig. 25. Disabling device mode polling	
Fig. 26. Script Editor	
Fig. 27. Build a command	
Fig. 28. Send script	37
Fig. 29. Correct format	
Fig. 30. Wrong format ("//" missing in second line)	37
Fig. 31. Register map	
Fig. 32. Clocks	
Fig. 33. Regulators	
Fig. 34. Measurements	
Fig. 35. Interrupt flags	41
Fig. 36. INIT safety	
Fig. 37. Diag safety	
Fig. 38. OTP burning	44
Fig. 39. TestMode:Sequencer	45
Fig. 40. Slot management	45
Fig. 41. TestMode: Mirrors_Main	46
Fig. 42. TestMode: Mirrors_FailSafe	47

KITFS85SKTEVM evaluation board

Contents

1	Introduction2
2	Finding kit resources and information on
	the NXP web site
2.1	Collaborate in the NXP community2
3	Getting ready2
3.1	Kit contents2
3.2	Additional hardware3
3.3	Windows PC workstation3
3.4	Software
4	Getting to know the hardware
4.1	Kit overview
4.1.1	KITFS85SKTEVM features4
4.1.2	VMON board configuration
4.1.3	VPRE compensation network
4.1.3	
4.1.4	
	configuration
4.1.5	SPI/I2C
4.1.6	VDDI2C
4.2	Device OTP user configuration8
4.2.1	OTP and mirrors registers8
4.2.2	OTP hardware implementation8
4.3	Kit featured components9
4.3.1	FS8500/FS8400: Fail-safe system basis
	chip with multiple SMPS and LDO11
4.3.1.1	General description11
4.3.1.2	Features11
4.3.2	Indicators12
4.3.3	Connectors
4.3.3.1	VBAT connector (J1)13
4.3.3.2	Output power supply connectors
4.3.3.3	Debug connector (J29)
4.3.3.4	Program connector (J30)
4.3.4	Test points
4.3.4	Jumpers
4.3.6	Switches
4.4	Schematic, board layout and bill of materials 19
5	Installing and configuring software and
	tools19
5.1	Installing the Java JRE19
5.2	Installing Windows 7 FlexGUI driver19
5.3	Installing FlexGUI software package
6	Configuring the hardware for startup28
7	Using the KITFS85SKTEVM evaluation
	board
7.1	Generating the OTP configuration file
7.2	Working in OTP emulation mode
7.2.1	Example script: Closing initialization phase,
	disabling FCCU monitoring and releasing
	FS0B
7.3	Programming the device with an OTP
1.5	
0	configuration
8 0 1	Using FlexGUI
8.1	Starting the FlexGUI application

8.2	Establishing the connection between
	FlexGUI and the hardware
8.3	Working with the Script editor
8.3.1	Script text editor
8.3.2	Script sequence files
8.4	Understanding the FS85 workspace
8.4.1	Register map
8.4.2	Clocks
8.4.3	Regulators40
8.4.4	Measurements
8.4.5	Interrupt flags41
8.4.6	INIT safety
8.4.7	Diag safety42
8.4.8	OTP programming44
8.4.9	TestMode:Sequencer45
8.4.10	TestMode:Mirrors_Main and
	TestMode:Mirrors_Failsafe
9	References
10	Revision history48
11	Legal information49

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 December 2019 Document identifier: UM11183