

# IP5311CX5

Dual-channel integrated passive filter network with ESD protection to IEC 61000-4-2 level 4

Rev. 2 — 23 December 2010

Product data sheet

## 1. Product profile

### 1.1 General description

IP5311CX5 is a dual-channel RC low-pass filter array which is designed to provide filtering of undesired RF signals in the 10 MHz to 6000 MHz frequency band. In addition, IP5311CX5 incorporates diodes to provide protection to downstream components from ElectroStatic Discharge (ESD) voltages as high as  $\pm 15$  kV contact according the IEC 61000-4-2 model, far exceeding standard level 4.

The device is optimized for loudspeaker applications using speakers of  $10\ \Omega$  impedance and above.

IP5311CX5 is fabricated using monolithic silicon technology and integrates several resistors, bidirectional diodes and two high density capacitors in a single Wafer-Level Chip-Scale Package (WLCSP). These features make the IP5311CX5 ideal for use in applications requiring the utmost in miniaturization such as mobile phone handsets, cordless telephones and personal digital devices.

### 1.2 Features and benefits

- Pb-free, RoHS compliant and free of halogen and antimony (Dark Green compliant)
- Dual-channel integrated RC filter network with high density capacitors ( $2 \times 5\text{ nF}$ )
- Integrated ESD protection withstanding  $\pm 15$  kV contact discharge, far exceeding IEC 61000-4-2 level 4
- WLCSP with 0.4 mm pitch


### 1.3 Applications

- Cellular and Personal Communication System (PCS) mobile handsets
- Cordless telephones
- Wireless data (WAN/LAN) systems



## 2. Pinning information

### 2.1 Pinning



### 2.2 Pin description

**Table 1.** Pinning

Pin	Description
A1	filter channel 1 internal 2 kV amplifier connection
A2	filter channel 1 external 15 kV speaker connection
C1	filter channel 2 internal 2 kV amplifier connection
C2	filter channel 2 external 15 kV speaker connection
B1	not connected (missing ball)
B2	ground

## 3. Ordering information

**Table 2.** Ordering information

Type number	Package		
	Name	Description	Version
IP5311CX5/LF <sup>[1]</sup>	WLCSP5	wafer level chip-size package; 5 bumps; 1.16 × 0.8 × 0.61 mm	IP5311CX5/LF
IP5311CX5/LF/P <sup>[2]</sup>	WLCSP5	wafer level chip-size package; 5 bumps; 1.16 × 0.8 × 0.61 mm	IP5311CX5/LF/P

[1] Lead-free.

[2] Lead-free and sol pearls.

## 4. Functional diagram




Fig 2. Schematic diagram IP5311CX5

## 5. Limiting values

**Table 3. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_I$	input voltage		-0.5	+4.5	V
$V_{ESD}$	electrostatic discharge voltage	pins A2 and C2 to ground			
		contact discharge	[1]	-15	+15
		air discharge	[1]	-15	+15
		IEC 61000-4-2 level 4; pins A2 and C2 to ground			
		contact discharge	-8	+8	kV
		air discharge	-15	+15	kV
		IEC 61000-4-2 level 1; pins A1 and C1 to ground			
		contact discharge	-2	+2	kV
		air discharge	-2	+2	kV
$I_{ch}$	channel current (DC)		-	92	mA
$P_{ch}$	channel power dissipation	continuous power	-	100	mW
$P_{tot}$	total power dissipation	continuous power	-	200	mW
$T_{stg}$	storage temperature		-55	+150	°C
$T_{reflow(peak)}$	peak reflow temperature	10 s maximum	-	260	°C
$T_{amb}$	ambient temperature		-35	+85	°C

[1] Device is qualified with 1000 pulses of  $\pm 15$  kV contact discharges each, according to the IEC 61000-4-2 model and far exceeds the specified level 4 (8 kV contact discharge).

## 6. Characteristics

**Table 4. Channel characteristics**

$T_{amb} = 25^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$R_{s(ch)}$	channel series resistance		13.5	15	16.5	$\Omega$	
$C_1$	capacitance 1	high density;	4	5	6	nF	
$C_2$	capacitance 2	$V_{bias(DC)} = 0 \text{ V};$ $f = 100 \text{ kHz}$	4	5	6	nF	
$C_d$	diode capacitance	$V_{bias(DC)} = 0 \text{ V};$ $f = 100 \text{ kHz}$	[1]	-	14	-	pF
$V_{BR}$	breakdown voltage	positive direction; $I_{test} = 1 \text{ mA}$	14	16.5	-	V	
		negative direction; $I_{test} = -1 \text{ mA}$	-	-	-16.5	-14	V
$I_{LR}$	reverse leakage current	per channel; $V_I = 3.0 \text{ V}$	-	-	60	nA	
		per channel; $V_I = -3.0 \text{ V}$	-60	-	-	nA	


[1] Guaranteed by design.

## 7. Application information


### 7.1 Insertion loss

The insertion loss measurement configuration of a typical  $50\ \Omega$  NetWork Analyzer (NWA) system for evaluation of the IP5311CX5 is shown in [Figure 3](#).

The insertion loss of both channels at frequencies up to 6 GHz is displayed in [Figure 4](#).



**Fig 3. Frequency response measurement configuration**




**Fig 4. Measured insertion loss magnitudes**


## 7.2 Crosstalk

The crosstalk measurement configuration of a typical  $50\ \Omega$  NWA system for evaluation of the IP5311CX5 is shown in [Figure 5](#).

The measured crosstalk within the IP5311CX5 in a  $50\ \Omega$  NWA system from one channel to the other channel is shown in [Figure 6](#). In all cases, unused connections are terminated with  $50\ \Omega$  to ground.



**Fig 5. Crosstalk measurement configuration**



- (1) Channel 1 to channel 2 (pins A1 and C2).
- (2) Channel 2 to channel 1 (pins A2 and C1).

**Fig 6. Measured crosstalk between adjacent channels**

### 7.3 Voltage dependency of high density capacitors

The high density capacitors integrated in IP5311CX5 show a voltage dependency similar to some higher value discrete ceramic capacitors.


When used in an average mobile application, the typical voltage swing across the capacitance will be in the range of  $-0.5\text{ V}$  to  $+4\text{ V}$ . In this event, the capacitor values change proportional to the bias voltage as depicted in [Figure 7](#).

The measurement is performed several times, starting at the ‘starting point’ at  $0\text{ V}$ , increasing to  $4\text{ V}$  (arrow 1), decreasing to  $-0.5\text{ V}$  (following arrow 2) and back to  $+4\text{ V}$  (arrow 3).


When measuring the capacitance over voltage for voltage swings of e.g.  $-20\text{ V}$  to  $+20\text{ V}$ , a hysteresis in the capacitance over  $V_{\text{bias(DC)}}$  can be observed (see [Figure 8](#)), which is inherent to the integration process for the high density capacitors in this product.

Again, the measurement starts at ‘starting point’, following arrow 1 up to  $V_{\text{bias(DC)}} = 20\text{ V}$ , from there along arrow 2 down to  $V_{\text{bias(DC)}} = -20\text{ V}$  and back via arrow 3 and arrow 4.

Values of  $C_1$  and  $C_2$  specified in [Table 4](#) are based on measurements at the starting point.



**Fig 7. Relative capacitance  $C/C_{(0\text{V})}$  of high density capacitors for  $-0.5\text{ V} \leq V_{\text{bias(DC)}} \leq +4\text{ V}$**



**Fig 8. Relative capacitance  $C/C_{(0\text{V})}$  of high density capacitors for  $-20\text{ V} \leq V_{\text{bias(DC)}} \leq +20\text{ V}$**

## 8. Package outline

WLCSP5: wafer level chip-size package; 5 bumps (2 x 3 - B1)




Fig 9. Package outline IP5311CX5/LF (WLCSP5)

**Table 5.** Dimensions for [Figure 9](#)

Symbol	Min	Typ	Max	Unit
A	0.57	0.61	0.65	mm
A <sub>1</sub>	0.18	0.20	0.22	mm
A <sub>2</sub>	0.39	0.41	0.43	mm
b	0.21	0.26	0.31	mm
D	0.75	0.80	0.85	mm
E	1.11	1.16	1.21	mm
e	-	0.4	-	mm

## 9. Design and assembly recommendations

### 9.1 PCB design guidelines

It is recommended, for optimum performance, to use a Non-Solder Mask Defined (NSMD), also known as a copper-defined design, incorporating laser-drilled micro-vias connecting the ground pads to a buried ground-plane layer. This results in the lowest possible ground inductance and provides the best high frequency and ESD performance. Refer to [Table 6](#) for the recommended PCB design parameters.


**Table 6.** Recommended PCB design parameters

Parameter	Value or specification
PCB pad diameter	250 µm
Micro-via diameter	100 µm (0.004 inch)
Solder mask aperture diameter	325 µm
Copper thickness	20 µm to 40 µm
Copper finish	AuNi
PCB material	FR4

### 9.2 PCB assembly guidelines for Pb-free soldering

**Table 7.** Assembly recommendations

Parameter	Value or specification
Solder screen aperture diameter	325 µm
Solder screen thickness	100 µm (0.004 inch)
Solder paste: Pb-free	SnAg (3 % to 4 %); Cu (0.5 % to 0.9 %)
Solder to flux ratio	50 : 50
Solder reflow profile	see <a href="#">Figure 10</a>



The device is capable of withstanding at least three reflows of this profile.

**Fig 10. Pb-free solder reflow profile**

**Table 8. Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T <sub>reflow(peak)</sub>	peak reflow temperature		230	-	260	°C
t <sub>1</sub>	time 1	soak time	60	-	180	s
t <sub>2</sub>	time 2	time during T ≥ 250 °C	-	-	30	s
t <sub>3</sub>	time 3	time during T ≥ 230 °C	10	-	50	s
t <sub>4</sub>	time 4	time during T > 217 °C	30	-	150	s
t <sub>5</sub>	time 5		-	-	540	s
dT/dt	rate of change of temperature	cooling rate	-	-	-6	°C/s
		preheat	2.5	-	4.0	°C/s

## 10. Abbreviations

**Table 9. Abbreviations**

Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
FR4	Flame Retard 4
LAN	Local Area Network
NSMD	Non-Solder Mask Defined
NWA	NetWork Analyzer
PCB	Printed-Circuit Board
PCS	Personal Communication System
RF	Radio Frequency
RoHS	Restriction of Hazardous Substances
WAN	Wide Area Network
WL CSP	Wafer-Level Chip-Scale Package

## 11. Revision history

**Table 10. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
IP5311CX5 v.2	20101223	Product data sheet	-	IP5311CX5 v.1
Modifications:		<ul style="list-style-type: none"><li>• <a href="#">Figure 1</a>: changed</li><li>• <a href="#">Figure 9</a>: changed</li></ul>		
IP5311CX5 v.1	20091130	Product data sheet	-	-

## 12. Legal information

### 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

malfuction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 12.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 13. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 14. Contents

<b>1</b>	<b>Product profile</b>	<b>1</b>
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
<b>2</b>	<b>Pinning information</b>	<b>2</b>
2.1	Pinning	2
2.2	Pin description	2
<b>3</b>	<b>Ordering information</b>	<b>2</b>
<b>4</b>	<b>Functional diagram</b>	<b>3</b>
<b>5</b>	<b>Limiting values</b>	<b>3</b>
<b>6</b>	<b>Characteristics</b>	<b>4</b>
<b>7</b>	<b>Application information</b>	<b>5</b>
7.1	Insertion loss	5
7.2	Crosstalk	6
7.3	Voltage dependency of high density capacitors	7
<b>8</b>	<b>Package outline</b>	<b>8</b>
<b>9</b>	<b>Design and assembly recommendations</b>	<b>9</b>
9.1	PCB design guidelines	9
9.2	PCB assembly guidelines for Pb-free soldering	9
<b>10</b>	<b>Abbreviations</b>	<b>11</b>
<b>11</b>	<b>Revision history</b>	<b>11</b>
<b>12</b>	<b>Legal information</b>	<b>12</b>
12.1	Data sheet status	12
12.2	Definitions	12
12.3	Disclaimers	12
12.4	Trademarks	13
<b>13</b>	<b>Contact information</b>	<b>13</b>
<b>14</b>	<b>Contents</b>	<b>14</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 23 December 2010

Document identifier: IP5311CX5