## Product Preview **High Voltage Switcher for Offline Power Supplies**

The NCP1126/NCP1129 switcher offers everything needed to build reliable and compact AC–DC switching power supplies with minimal surrounding elements. Incorporating a rugged 650 V MOSFET, converters built with the NCP112X can be safely designed for international conditions without jeopardizing the overall reliability. The NCP112X implements peak current mode control with adjustable ramp compensation that ensures stability in Continuous Conduction Mode (CCM) operation. With an external resistor, the maximum peak current is adjustable, allowing the designer the ability to inject ramp compensation to stabilize CCM power supplies.

A short circuit fault condition is independently detected from the auxiliary winding voltage resulting in improved short circuit protection with true overload detection. The Source pin provides access to the MOSFET source, allowing for overpower compensation.

With a supply range up to 26 V, the switcher also provides a jittered 65 kHz or 100 kHz switching frequency operated in peak current mode control. When the power on the secondary side starts to decrease, the switcher automatically folds back its switching frequency down to a minimum level of 26 kHz. As the power further goes down, the part enters skip cycle while limiting the peak current.

## Features

- 650 V Avalanche Rated MOSFET (2  $\Omega$  NCP1129 / 6  $\Omega$  NCP1126)
- Fixed-Frequency 65 or 100 kHz Current-Mode Control Operation
- Frequency Foldback Down to 26 kHz and Skip-Cycle in Light Load Conditions
- Adjustable Current Limit
- Internal Ramp Compensation
- Internal Fixed 4 ms Soft-Start
- 200 ms Timer-Based Auto-Recovery Short-Circuit Protection
- Frequency Jittering in Normal and Frequency Foldback Modes
- Option for Auto-Recovery or Latched Short-Circuit Protection
- Up to 26 V V<sub>CC</sub> Operation
- Less than 100 mW Standby Power at High Line
- EPS 2.0 Compliant
- 7-Pin Package Provides Creepage Distance
- These are Pb–Free Devices

## **Typical Applications**

- Power Supplies for DVDs, CD Players, Set Top Boxes, TVs
- Auxiliary Power Supplies (USB, Appliances, TVs)

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



## **ON Semiconductor®**

http://onsemi.com



# 



G = Pb-Free Package

## PIN CONNECTIONS



## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.



Figure 1. Typical Application Circuit





| TADIE I. FIN FUNCTION DESCRIFTION |
|-----------------------------------|
|-----------------------------------|

| Pin No. | Pin Name | Pin Description   |
|---------|----------|---|
| 1       | VCC      | Supply input.   |
| 2       | FB       | Feedback input for the Flyback switcher. Allowed direct connection to an optocoupler.   |
| 3       | CS       | Input to the cycle-by-cycle current limit comparator for the Flyback section.   |
| 4       | Source   | This pin routes the MOSFET source to a grounded sense resistor and develops a voltage proportional to the drain current. These pins are internally connected. |
| 5       | Drain    | These pins connect to the transformer terminal and withstand up to 650 V.   |
| 6       | Drain    |   |
| 7       | _        | Removed for creepage distance.  |
| 8       | GND      | Ground reference.   |

## Table 2. OPTIONS AND ORDERING INFORMATION

| Device        | Frequency | Short-Circuit<br>Protection | Package             | Shipping <sup>†</sup> |
|---------------|-----------|-----------------------------|---------------------|-----------------------|
| NCP1126AP65G  | 65 kHz    | Latch                       | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1126BP65G  | 65 kHz    | Auto-Recovery               | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1126AP100G | 100 kHz   | Latch                       | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1126BP100G | 100 kHz   | Auto-Recovery               | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1129AP65G  | 65 kHz    | Latch                       | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1129BP65G  | 65 kHz    | Auto-Recovery               | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1129AP100G | 100 kHz   | Latch                       | PDIP-7<br>(Pb-Free) | TBD                   |
| NCP1129BP100G | 100 kHz   | Auto-Recovery               | PDIP-7<br>(Pb-Free) | TBD                   |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### Table 3. MAXIMUM RATINGS TABLE (Notes 1, 2, 3 and 4)

| Rating   | Symbol                  | Value                   | Unit |
|--|-------------------------|-------------------------|------|
| Drain Input Voltage (Referenced to Source Terminal)  | V <sub>Drain</sub>      | –0.3 to 650             | V    |
| Drain Maximum Continuous Current (T <sub>J</sub> = 25°C)<br>NCP1129<br>NCP1126   | I <sub>Drain(MAX)</sub> | 5.5<br>1.8              | A    |
| Single Pulse Avalanche Energy  | E <sub>AS</sub>         | 20                      | mJ   |
| Source Input Voltage   | V <sub>Source</sub>     | –0.3 to 7               | V    |
| Source Input Current   | I <sub>Source</sub>     | I <sub>Drain(MAX)</sub> | mA   |
| Supply Input Voltage   | V <sub>CC(MAX)</sub>    | –0.3 to 35              | V    |
| Supply Input Current   | I <sub>CC(MAX)</sub>    | TBD                     | mA   |
| Current Sense Input Voltage  | V <sub>CS</sub>         | –0.3 to 10              | V    |
| Current Sense Input Current  | I <sub>CS</sub>         | TBD                     | mA   |
| Feedback Input Voltage   | V <sub>FB</sub>         | –0.3 to 10              | V    |
| Feedback Input Current   | I <sub>FB</sub>         | TBD                     | mA   |
| Operating Junction Temperature   | TJ                      | -40 to 150              | °C   |
| Storage Temperature Range  | T <sub>STG</sub>        | –60 to 150              | °C   |
| Power Dissipation (T <sub>A</sub> = $25^{\circ}$ C, 2 Oz Cu, 600 mm <sup>2</sup> Printed Circuit Copper Clad)  | PD                      | 1.5                     | W    |
| Thermal Resistance, Junction to Ambient 2 Oz Cu Printed Circuit Copper Clad)<br>Low Conductivity<br>High Conductivity  | R <sub>θJA</sub>        | 128<br>78               | °C/W |
| ESD Capability (Note 4)<br>Human Body Model per JEDEC Standard JESD22–A114E.<br>Machine Model per JEDEC Standard JESD22–A114E.<br>Charge Device Model per JEDEC Standard JESD22–C101E. |                         | 2000<br>200<br>2000     | V    |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device contains Latch-Up protection and exceeds ±100 mA per JEDEC Standard JESD78.

2. Low Conductivity Board. As mounted on 40 x 40 x 1.5 mm FR4 substrate with a single layer of 50 mm<sup>2</sup> of 2 oz copper trances and heat spreading area. As specified for a JEDEC 51 low conductivity test PCB. Test conditions were under natural convection of zero air flow.

High Conductivity Board. As mounted on 40 x 40 x 1.5 mm FR4 substrate with a single layer of 600 mm<sup>2</sup> of 2 oz copper trances and heat spreading area. As specified for a JEDEC 51 high conductivity test PCB. Test conditions were under natural convection of zero air flow.
 The Darie area (2) are whether the maximum unlease of the device are (500 km²).

4. The Drain pins (5 and 6), are rated to the maximum voltage of the device, or 650 V.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 12 V, for typical values  $T_J$  = 25°C, for min/max values,  $T_J$  is – 40°C to 125°C, unless otherwise noted)

| Characteristics  | Conditions  | Symbol  | Min              | Тур                      | Max                      | Unit |  |
|--|---|---|------------------|--------------------------|--------------------------|------|--|
| STARTUP AND SUPPLY CIRCUITS  |   |   |                  |                          |                          |      |  |
| Supply Voltage<br>Startup Threshold<br>Minimum Operating Voltage<br>Operating Hysteresis                         | $V_{CC}$ increasing $V_{CC}$ decreasing $V_{CC(on)} - V_{CC(off)}$  | V <sub>CC(on)</sub><br>V <sub>CC(off)</sub><br>V <sub>CC(HYS)</sub> | 16<br>8.2<br>6.0 | 18<br>8.8<br>—           | 20<br>9.4<br>—           | V    |  |
| V <sub>CC</sub> Overvoltage Protection Threshold   |   | V <sub>CC(OVP)</sub>  | 26.0             | 27.5                     | 29.0                     | V    |  |
| V <sub>CC</sub> Overvoltage Protection Filter Delay  |   | t <sub>OVP(delay)</sub>   | -                | 20                       | —                        | μs   |  |
| V <sub>CC</sub> Clamp Voltage in Latch Mode  | I <sub>CC</sub> = 500 μA  | V <sub>ZENER</sub>  | -                | 7                        | —                        | V    |  |
| Supply Current<br>Startup Current<br>Skip Current<br>Operating Current at 65 kHz<br>Operating Current at 100 kHz | $\begin{array}{l} V_{CC} = V_{CC(on)} - 0.5 \ V \\ V_{FB} = TBD \ V \\ I_{FB} = 50 \ \mu\text{A}, \ f_{SW} = 65 \ \text{kHz} \\ I_{FB} = 50 \ \mu\text{A}, \ f_{SW} = 100 \ \text{kHz} \end{array}$   | ICC1<br>ICC2<br>ICC3<br>ICC4  |                  | 550<br>2100<br>2600      | 15<br>TBD<br>3000<br>TBD | μΑ   |  |
| Current Consumption in Latch Mode  | T <sub>J</sub> = 0°C to 125°C<br>T <sub>J</sub> = -40°C to 125°C  | I <sub>CC(latch1)</sub><br>I <sub>CC(latch2)</sub>                  | 32<br>40         | _<br>_                   | _<br>_                   | μΑ   |  |
| SCR Current Limiting Resistor  |   | R <sub>lim</sub>  |                  | 4                        | —                        | kΩ   |  |
| POWER SWITCH CIRCUIT   |   |   |                  |                          |                          |      |  |
| Off-State Leakage Current  | $T_J = 25^{\circ}C, V_{Drain} = 650 V$<br>$25^{\circ}C < T_J < 125^{\circ}C, V_{Drain} = 650 V$   | I <sub>Drain(off)</sub>   |                  |                          | 20<br>TBD                | μΑ   |  |
| Breakdown Voltage  | $T_J$ = 25 °C, $I_{Drain}$ = 1 mA, $V_{FB}$ = 0 V   | V <sub>BR(DSS)</sub>  | 650              | —                        | —                        | V    |  |
| ON State Resistance<br>NCP1129<br>NCP1126  | $ \begin{array}{l} \mbox{Voltage Supply} = 5 \ V, \ R_{Drain} = 33 \ \Omega \\ V_{CC} = 10 \ V, \ T_J = 25^{\circ} C \\ V_{CC} = 10 \ V, \ T_J = 125^{\circ} C \\ V_{CC} = 10 \ V, \ T_J = 25^{\circ} C \\ V_{CC} = 10 \ V, \ T_J = 125^{\circ} C \end{array} $   | R <sub>DS(on)</sub>   |                  | 2.1<br><br>6.0<br>       | 2.5<br>5.0<br>7.0<br>11  | Ω    |  |
| Output Capacitance<br>NCP1129<br>NCP1126   | V <sub>DS</sub> = 25 V, V <sub>CC</sub> = 0 V, f = 1 MHz<br>V <sub>DS</sub> = 25 V, V <sub>CC</sub> = 0 V, f = 1 MHz  | C <sub>OSS</sub>  |                  | 67.3<br>29.2             |                          | pF   |  |
| Switching Characteristics<br>NCP1129<br>Rise Time<br>Fall Time<br>NCP1126<br>Rise Time<br>Fall Time              | $\begin{array}{l} V_{DS} = 325 \; \text{V},  \text{I}_{\text{Drain}} = 5.5 \; \text{A}, \\ V_{GS} = 10 \; \text{V}, \; \text{Rg} = 4.7 \; \Omega \\ \end{array} \\ \begin{array}{l} V_{DS} = 325 \; \text{V},  \text{I}_{\text{Drain}} = 1.8 \; \text{A}, \\ V_{GS} = 10 \; \text{V}, \; \text{Rg} = 4.7 \; \Omega \end{array}$ | tr<br>tf<br>tr<br>tf  |                  | 7.6<br>6.0<br>7.2<br>5.9 |                          | ns   |  |
| CURRENT SENSE  |   |   |                  |                          |                          |      |  |
| Input Bias Current   | V <sub>CS</sub> = 0.8 V   | I <sub>IB</sub>   | -                | 0.02                     | —                        | μΑ   |  |
| Current Sense Voltage Threshold  | $V_{QCS}$ increasing, $T_J = 25^{\circ}C$<br>$V_{QCS}$ increasing   | V <sub>ILIM1</sub><br>V <sub>ILIM2</sub>                            | 744<br>720       | 800<br>800               | 856<br>880               | mV   |  |
| Default Internal Voltage Setpoint for<br>Frequency Foldback Trip Point   | 47% of V <sub>ILIM1</sub>   | V <sub>fold</sub>   | -                | 375                      | —                        | mV   |  |
| Internal Peak Current Setpoint Freeze<br>(31% of V <sub>ILIM</sub> )   |   | V <sub>freeze</sub>   | _                | 250                      | —                        |      |  |
| Cycle by Cycle Current Sense<br>Propagation Delay  | $V_{QCS} dv/dt = 1 V/\mu s$ , measured from $V_{QILIM1}$ to QDRV falling edge   | t <sub>CS(delay)</sub>  | _                | 100                      | 150                      | ns   |  |
| Cycle by Cycle Leading Edge Blanking<br>Duration   |   | t <sub>CS(LEB)</sub>  | _                | 300                      | _                        | ns   |  |
| INTERNAL OSCILLATOR  |   |   |                  |                          |                          |      |  |
| Oscillation Frequency  | 65 kHz Version<br>100 kHz Version   | f <sub>OSC1</sub><br>f <sub>OSC2</sub>                              | 61<br>92         | 65<br>100                | 71<br>108                | kHz  |  |
| Maximum Duty Ratio   |   | D <sub>MAX</sub>  | 76               | 80                       | 84                       | %    |  |

**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 12 V, for typical values  $T_J = 25^{\circ}C$ , for min/max values,  $T_J \text{ is} - 40^{\circ}C$  to  $125^{\circ}C$ , unless otherwise noted)

| Characteristics  | Conditions   | Symbol                 | Min | Тур | Max | Unit |
|--|--|------------------------|-----|-----|-----|------|
| INTERNAL OSCILLATOR  |  |                        |     |     |     |      |
| Frequency Jittering in Percentage of<br>f <sub>OSC</sub>       |  | f <sub>jitter</sub>    | -   | ±5  | —   | %    |
| Jitter Modulation Frequency                                    |  | f <sub>swing</sub>     | -   | 240 | -   | Hz   |
| FEEDBACK SECTION   |  |                        |     |     |     |      |
| Internal Pull-up Resistor                                      |  | R <sub>up</sub>        | -   | 17  | -   | kΩ   |
| Equivalent ac resistor from FB to GND                          |  | R <sub>eq</sub>        | -   | 15  | -   | kΩ   |
| V <sub>FB</sub> to Internal Current Setpoint<br>Division Ratio |  | I <sub>ratio</sub>     | —   | 4   | —   | _    |
| Feedback Voltage Below Which the<br>Peak Current is Frozen     |  | V <sub>freeze</sub>    | —   | 1   | —   | V    |
| FREQUENCY FOLDBACK   |  |                        |     |     |     |      |
| Frequency Foldback Level on the FB                             | 47% of maximum peak current                                      | V <sub>fold</sub>      | —   | 1.5 | —   | V    |
| Transition Frequency Below Which<br>Skip – Cycle occurs        |  | f <sub>trans</sub>     | 22  | 26  | 30  | kHz  |
| End of Frequency Foldback Feedback<br>Level                    | $f_{SW} = f_{MIN}$   | V <sub>fold,end</sub>  | —   | 450 | —   | mV   |
| Skip – Cycle Level Voltage on The<br>FB pin                    |  | V <sub>skip</sub>      | -   | 400 | —   | mV   |
| Hysteresis on The Skip Comparator                              | Guaranteed by design   | V <sub>skip(HYS)</sub> | _   | 30  | _   | mV   |
| INTERNAL SLOPE COMPENSATION                                    |  |                        |     |     |     |      |
| Internal Ramp Level  | $T_J = 25^{\circ}C$  |                        | —   | 2.5 | —   | V    |
| Internal Ramp Resistance on CS pin                             |  |                        | _   | 20  | _   | kΩ   |
| FAULT PROTECTION   |  |                        |     |     |     |      |
| Soft-Start Period  | Measured from 1 <sup>st</sup> drive pulse to $V_{CS} = V_{ILIM}$ | <sup>t</sup> SSTART    | -   | 4.0 | -   | ms   |
| Overload Timer Detect Threshold on FB Pin                      |  | V <sub>FB(OVL)</sub>   | -   | 3.2 | —   | V    |
| Overload Fault Timer   | $V_{CS} = V_{ILIM}$  | t <sub>OVLD</sub>      | TBD | 200 | TBD | ms   |
| TEMPERATURE MANAGEMENT   |  |                        |     |     |     |      |
| Temperature Shutdown   | Guaranteed by Design   | TSD                    | 150 | -   | -   | °C   |
| Hysteresis   |  |                        | _   | 50  | _   | С    |

## **APPLICATION INFORMATION**

## Introduction

The NCP112X integrates a high-performance current-mode switcher with a 650 V MOSFET, which considerably simplifies the design of a compact and reliable switch mode power supply (SMPS). This component represents the ideal candidate where low part-count and cost effectiveness are the key parameters, particularly in low-cost ac-dc adapters and open-frame power supplies. The NCP112X brings all the necessary components normally needed in today's modern power supply designs, bringing several enhancements such as a  $V_{CC}$  OVP and an adjustable slope compensation.

- Current-mode operation with internal ramp compensation: implementing peak current mode control at a fixed 65 kHz or 100 kHz frequency, the NCP112X offers an internal ramp compensation signal that can easily by summed up to the sensed current. Sub harmonic oscillations can thus be compensated via the inclusion of a simple resistor in series with the current-sense information.
- Low startup current: reaching a low no-load standby power always represents a difficult exercise when the switcher draws a significant amount of current during start-up. A proprietary architecture in the NCP112X is guaranteed to draw less than 15  $\mu$ A maximum, easing the design of low standby power adapters and enabling designs to be <100 mW at no load standby.
- EMI jittering: an internal low-frequency modulation signal varies the pace at which the oscillator frequency is modulated. This helps spread out the energy in a conducted noise analysis. To improve the EMI signature at low power levels, the jittering will not be disabled in frequency foldback mode (light load conditions).
- Frequency foldback capability: a continuous flow of pulses is not compatible with no-load/light-load standby power requirements. To enhance the performance in this mode the switcher monitors the feedback pin and when it reaches a level of 1.5 V, the oscillator then starts to reduce the switching frequency as the feedback level continues to decrease. When the feedback pin reaches 1 V, the peak current setpoint is internally frozen and the frequency continues to

decrease. It can go down to 26 kHz (typical) at a feedback level of ~450 mV. At this point, if power continues to drop while the feedback level drops to 400 mV, the switcher enters classical skip-cycle mode.

- Internal soft-start: a soft-start precludes the main power switch from being stressed upon start-up. In this switcher, the soft-start is internally fixed to 4 ms. Soft-start is activated when a new startup sequence occurs or during an auto-recovery hiccup.
- Latched OVP on  $V_{CC}$ : it is sometimes required to implement a circuit protection by sensing the  $V_{cc}$  level. NCP112X does this by monitoring the  $V_{cc}$  pin. When the voltage on this pin exceeds 27.5 V typical, the pulses are immediately stopped and the part latches off. When the user cycles the  $V_{cc}$  down or the converter recovers from a brown- out event, the circuit is reset and the part enters a new start up sequence.
- Short-circuit protection: short-circuit and especially over-load protections are difficult to implement when a strong leakage inductance between the auxiliary and the power windings affects the transformer (the aux winding level does not properly collapse in presence of an output short). Here, every time the internal 0.8 V maximum peak current limit is activated, an error flag is asserted and an internal timer starts. When the fault is validated, all pulses are stopped and the switcher enters an auto-recovery burst mode, with a soft-start sequence at the beginning of each cycle. As soon as the fault disappears, the SMPS resumes operation. Please note that some versions offer an auto-recovery mode for short circuit as we just described, but versions are also available with latch off mode protection.

## Start-up Sequence

The NCP112X start-up voltage is made purposely high to permit large energy storage in a small V<sub>CC</sub> capacitor value. This helps to operate with a small start-up current which, together with a small V<sub>CC</sub> capacitor, will not hamper the start-up time. To further reduce the standby power, the start-up current of the switcher is extremely low, below 15  $\mu$ A. The start-up resistor can therefore be connected to the bulk capacitor or directly the mains input voltage if you wish to save a few more mW.



Figure 3. The Startup Resistor can be Connected to the Input Mains for Further Power Dissipation Reduction

The first step starts with the calculation of the needed  $V_{cc}$  capacitor which will supply the switcher until the auxiliary winding takes over. Experience shows that this time  $t_1$  can be between 5 and 20 ms. Considering that we need at least an energy reservoir for a  $t_1$  time of 10 ms, the  $V_{cc}$  capacitor must be larger than:

$$CV_{cc} \geq \frac{I_{cc}t_1}{VCC_{on} - VCC_{min}} \geq \frac{3 \text{ m} \times 10 \text{ m}}{9} \geq 3.3 \text{ }\mu\text{F}^{(\text{eq. 1})}$$

Let us select a 4.7  $\mu$ F capacitor at first and experiments in the laboratory will let us know if we were too optimistic for t<sub>1</sub>. The V<sub>cc</sub> capacitor being known, we can now evaluate the charging current we need to bring the V<sub>cc</sub> voltage from 0 to the VCC<sub>on</sub> of the IC, 18 V typical. This current has to be selected to ensure a start–up at the lowest mains (85 V rms) to be less than 3 s (2.5 s for design margin):

$$\label{eq:large} \mathsf{I}_{charge} \geq \frac{\mathsf{VCC}_{on}\mathsf{C}_{\mathsf{Vcc}}}{2.5} \geq \frac{18 \times 4.7 \ \mu}{2.5} \geq 34 \ \mu \mathsf{A} \quad (\text{eq. 2})$$

If we account for the 15  $\mu$ A that will flow inside the switcher, then the total charging current delivered by the start-up resistor must be 49  $\mu$ A. If we connect the start-up network to the mains (half-wave connection then), we know that the average current flowing into this start-up resistor will be the smallest when V<sub>CC</sub> reaches the VCC<sub>on</sub> of the switcher:

$$I_{CVcc,min} = \frac{\frac{V_{ac,rms}\sqrt{2}}{\pi} - VCC_{on}}{R_{start-up}}$$
(eq. 3)

To make sure this current is always greater than 49  $\mu$ A, the minimum value for  $R_{start-up}$  can be extracted:

$$\mathsf{R}_{\mathsf{start-up}} \leq \frac{\frac{\mathsf{V}_{\mathsf{ac},\mathsf{rms}}\sqrt{2}}{\pi} - \mathsf{VCC}_{\mathsf{on}}}{\mathsf{I}_{\mathsf{CVcc},\mathsf{min}}} \leq \frac{\frac{85 \times 1.414}{\pi} - 18}{49\,\mu} \leq 413\,\mathrm{k\Omega}$$

This calculation is purely theoretical, considering a constant charging current. In reality, the take over time can

be shorter (or longer!) and it can lead to a reduction of the  $V_{CC}$  capacitor. This brings a decrease in the charging current and an increase of the start-up resistor, for the benefit of standby power. Laboratory experiments on the prototype are thus mandatory to fine tune the converter. If we chose the 400 k $\Omega$  resistor as suggested by Equation 4, the dissipated power at high line amounts to:

$$\begin{split} \mathsf{P}_{\mathsf{Rstartup,max}} &= \\ \frac{\mathsf{V}_{\mathsf{ac,peak}}^2}{4\mathsf{R}_{\mathsf{start-up}}} = \frac{\left(230 \times \sqrt{2}\right)^2}{4 \times 400 \ \mathsf{k}} = \frac{105 \ \mathsf{k}}{1.6 \ \mathsf{Meg}} = 66 \ \mathsf{mW} \end{split} \tag{eq. 5}$$

Now that the first  $V_{cc}$  capacitor has been selected, we must ensure that the self-supply does not disappear when in no-load conditions. In this mode, the skip-cycle can be so deep that refreshing pulses are likely to be widely spaced, inducing a large ripple on the  $V_{CC}$  capacitor. If this ripple is too large, chances exist to touch the VCC<sub>min</sub> and reset the switcher into a new start-up sequence. A solution is to grow this capacitor but it will obviously be detrimental to the start-up time. The option offered in Figure 3 elegantly solves this potential issue by adding an extra capacitor on the auxiliary winding. However, this component is separated from the  $V_{CC}$  pin via a simple diode. You therefore have the ability to grow this capacitor as you need to ensure the self-supply of the switcher without affecting the start-up time and standby power.

#### **Triggering the SCR**

The latched-state of the NCP112X is maintained via an internal thyristor (SCR). When the voltage on pin 1 exceeds the latch voltage for four consecutive clock cycles, the SCR is fired and immediately stops the output pulses. The same SCR is fired when an OVP is sensed on the  $V_{cc}$  pin. When this happens, all pulses are stopped and  $V_{cc}$  is discharged to a fix level of 7 V typically: the circuit is latched and the converter no longer delivers pulses. To maintain the

latched-state, a permanent current must be injected in the part. If too low of a current, the part de-latches and the converter resumes operation. This current is characterized to  $32 \,\mu\text{A}$  as a minimum but we recommend including a design margin and select a value around  $60 \,\mu\text{A}$ . The test is to latch the part and reduce the input voltage until it de-latches. If you de-latch at  $V_{in} = 70$  V rms for a minimum voltage of 85 V rms, you are fine. If it precociously recovers, you will have to increase the start-up current, unfortunately to the detriment of standby power.

The most sensitive configuration is actually that of the half–wave connection proposed in Figure 3. As the current disappears 5 ms for a 10 ms period (50 Hz input source), the latch can potentially open at low line. If you really reduce the start–up current for a low standby power design, you must ensure enough current in the SCR in case of a faulty event. An alternate connection to the above is shown below (Figure 4):



Figure 4. The Full-Wave Connection Ensures Latch Current Continuity as well as a X2-Discharge Path

In this case, the current is no longer made of 5 ms "holes" and the part can be maintained at a low input voltage. Experiments show that these 2 M $\Omega$  resistor help to maintain the latch down to less than 50 V rms, giving an excellent design margin. Standby power with this approach was also improved compared to Figure 3 solution. Please note that these resistors also ensure the discharge of the X2–capacitor up to a 0.47 µF type.

The de-latch of the SCR occurs when a) the injected current in the  $V_{cc}$  pin falls below the minimum stated in the data-sheet (32  $\mu$ A at room temp) or when the part senses a brown-out recovery.

#### **Frequency Foldback**

The reduction of no-load standby power associated with the need for improving the efficiency, requires a change in the traditional fixed-frequency type of operation. This switcher implements a switching frequency foldback when the feedback voltage passes below a certain level,  $V_{fold}$ , set around 1.5 V. At this point, the oscillator turns into a Voltage-Controlled Oscillator and reduces its switching frequency. The peak current setpoint is following the feedback pin until its level reaches 1 V. Below this value, the peak current freezes to  $V_{freeze}/4$  (250 mV or  $\approx 31\%$  of the maximum 0.8 V setpoint) and the only way to further reduce the transmitted power is to diminish the operating frequency down to 26 kHz. This value is reached at a voltage feedback level of 450 mV typically. Below this point, if the output power continues to decrease, the part enters skip cycle for the best noise-free performance in no-load conditions. Figure 5 depicts the adopted scheme for the part.



Figure 5. By Observing the Voltage on the Feedback Pin, the Switcher Reduces its Switching Frequency for an Improved Performance at Light Load

### Auto-Recovery Short-Circuit Protection

In case of output short–circuit or if the power supply experiences a severe overloading situation, an internal error flag is raised and starts a countdown timer. If the flag is asserted longer than 200 ms, the driving pulses are stopped and  $V_{CC}$  falls down as the auxiliary pulses are missing. When it crosses  $VCC_{(min)}$ , the switcher consumption is down to a few  $\mu A$  and the  $V_{CC}$  slowly builds up again thanks

to the resistive starting network. When  $V_{CC}$  reaches  $VCC_{ON}$ , the switcher purposely ignores the re-start and waits for another  $V_{CC}$  cycle: this is the so-called double hiccup. By lowering the duty-ratio in fault condition, it naturally reduces the average input power and the rms current in the output cable. Illustration of such principle appears in Figure 6. Please note that soft-start is activated upon re-start attempt.



Figure 6. An Auto–Recovery Hiccup Mode is Entered in Case a Faulty Event Longer than 100 ms is Acknowledged by the Switcher

#### **Ramp Compensation**

The NCP112X includes an internal ramp compensation signal. This is the buffered oscillator clock delivered during the on time only. Its amplitude is around 2.5 V at the maximum authorized duty-ratio. Ramp compensation is a

known means used to cure sub harmonic oscillations in CCM-operated current-mode converters. These oscillations take place at half the switching frequency and occur only during Continuous Conduction Mode (CCM) with a duty-ratio greater than 50%. To lower the current

loop gain, one usually mixes between 50% and 100% of the inductor downslope with the current–sense signal. Figure 7 depicts how internally the ramp is generated. Please note

that the ramp signal will be disconnected from the CS pin, during the off-time.



Figure 7. Inserting a Resistor in Series with the Current Sense Information Brings Slope Compensation and Stabilizes the Converter in CCM Operation

In the NCP112X switcher, the oscillator ramp exhibits a 2.5 V swing reached at a 80% duty-ratio. If the clock operates at a 65 kHz frequency, then the available oscillator slope corresponds to:

S<sub>ramp</sub> = (eq. 6)

$$\frac{v_{ramp,peak}}{D_{max}T_{sw}} = \frac{2.5}{0.8 \times 15 \,\mu} = 208 \,\text{kV/s or } 208 \,\text{mV/}\mu\text{s}$$

In our flyback design, let's assume that our primary inductance  $L_p$  is 770 µH, and the SMPS delivers 19 V with a  $N_p:N_s$  turns ratio of 1:0.25. The off-time primary current slope  $S_p$  is thus given by:

$$S_{p} = \frac{\left(V_{out} + V_{f}\right)\frac{N_{p}}{N_{s}}}{L_{p}} = \frac{(19 + 0.8) \times 4}{770 \,\mu} = 103 \,\text{kA/s}$$

Given a sense resistor of 330 m $\Omega$ , the above current ramp turns into a voltage ramp of the following amplitude:

 $S_{sense}$  =  $S_p R_{sense}$  = 103k  $\times$  0.33 = 34kV/s or 34mV/ $\mu s$ 

If we select 50% of the downslope as the required amount of ramp compensation, then we shall inject a ramp whose slope is 17 mV/ $\mu$ s. Our internal compensation being of 208 mV/ $\mu$ s, the divider ratio (*divratio*) between  $R_{comp}$  and the internal 20 k $\Omega$  resistor is:

divratio = 
$$\frac{17 \text{ m}}{208 \text{ m}}$$
 = 0.082 (eq. 9)

(eq. 8)

The series compensation resistor value is thus:

 $R_{comp}$  =  $R_{ramp}$ divratio = 20 k  $\times$  0.082  $\approx$  1.6 k $\Omega$  (eq. 10)

A resistor of the above value will then be inserted from the sense resistor to the current sense pin. We recommend adding a small 100 pF capacitor, from the current sense pin to the switcher ground for improved noise immunity. Please make sure both components are located very close to the switcher.

#### PACKAGE DIMENSIONS

7-LEAD PDIP CASE 626B **ISSUE A** 



NOTES

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
  DIMENSIONS IN MILLIMETERS.
  DIMENSION L TO CENTER OF LEAD
- WHEN FORMED PARALLEL. PACKAGE CONTOUR OPTIONAL 4.
- (ROUND OR SQUARE CORNERS). 5. DIMENSIONS A AND B ARE DATUMS.

|     | MILLIMETERS |       |  |  |  |
|-----|-------------|-------|--|--|--|
| DIM | MIN MAX     |       |  |  |  |
| Α   | 9.40        | 10.16 |  |  |  |
| В   | 6.10 6.6    |       |  |  |  |
| С   | 3.94        | 4.45  |  |  |  |
| D   | 0.38        | 0.51  |  |  |  |
| F   | 1.02        | 1.78  |  |  |  |
| G   | 2.54 BSC    |       |  |  |  |
| н   | 0.76        | 1.27  |  |  |  |
| J   | 0.20        | 0.30  |  |  |  |
| ĸ   | 2.92        | 3.43  |  |  |  |
| L   | 7.62 BSC    |       |  |  |  |
| м   | 10          |       |  |  |  |
| N   | 0.76        | 1.01  |  |  |  |

ON Semiconductor and IIII) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components in systems intended for experted to the application by customer is product or customic for any other application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components in systems intended for experised into whore the poly or other application is customic for any other application is a system in the customic or experised into whore the poly or other application is customic or experised into application application and activate application application by customer's technical experts. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, or indirectly or indirectly or indirectly or indirectly or indirectly of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local

Sales Representative

Japan Customer Focus Center Phone: 81-3-5817-1050

NCP1126/D