SEMICONDUCTOR IM

MM74C32 Quad 2-Input OR Gate

General Description

The MM74C32 employs complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.

Features

- Wide supply voltage range: 3.0V to 15V
- Guaranteed noise margin: 1.0V
- High noise immunity: 0.45V V_{CC} (typ.)
- Low power TTL compatibility: fan out of 2 driving 74L

Ordering Code:

Order Number	ter Number Package Number Package Description	
MM74C32N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagram



Top View

© 2004 Fairchild Semiconductor Corporation DS005881

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	-0.3V to V _{CC} + 0.3V
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V _{CC} Range	3.0V to 15V

Absolute Maximum V_{CC}					
Lead Temperature					
(Soldering, 10 seconds)					

18V 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO C	Mos		•	••	······	
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5.0V$	3.5			v
		$V_{CC} = 10V$	8.0			
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5.0V$			1.5	V
		$V_{CC} = 10V$			2.0	
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5.0V, I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \ \mu A$	9.0			
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0V, I_{O} = 10 \ \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \ \mu A$			1.0	
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μA
I _{CC}	Supply Current	$V_{CC} = 15V$		0.05	15	μA
CMOS/LPT1		I	•			
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V _{CC} - 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75 V$, $I_O = -360 \ \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75 V$, $I_{O} = 360 \ \mu A$			0.4	V
OUTPUT DF	RIVE (see Family Characteristics D	ata Sheet) T _A = 25°C (short circuit curre	ent)			
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0V, V_{OUT} = 0V$	-1.75	-3.3		mA
SOURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-8.0	-15		mA
	(P-Channel)					
I _{SINK}	Output Sink Current	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$	1.75	3.6		mA
	(N-Channel)					
SINK	Output Sink Current (N-Channel)	$V_{CC} = 10V, V_{OUT} = V_{CC}$	8.0	16		mA

AC Electrical Characteristics (Note 2)

 ${\sf T}_A=25^\circ C,~C_L$ = 50 pF, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
t _{pd}	Propagation Delay Time to	V _{CC} = 5.0V		80	150	ns	
	Logical "1" or "0"	$V_{CC} = 10V$		35	70	ns	
C _{IN}	Input Capacitance	Any Input (Note 3)		5		pF	
C _{PD}	Power Dissipation Capacitance	Per Gate (Note 4)		15		pF	
Note 2: AC Parameters are guaranteed by DC correlated testing.							

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note— AN-90.



MM74C32 Quad 2-Input OR Gate

www.fairchildsemi.com