

Features

- Ultra Low Power Consumption (0.5uA)
- High Stability ±5.0ppm
- I²C Interface
- Built in Temperature Sensor
- Backup Battery Switchover Function
- -40°C ~ 85°C Operating Temperature

Applications

- Smart Grid
- Ethernet
- Display
- Various Wireless Communication



Part Numbering Guide



Electrical Parameters	Units	Minimum	Typical	Maximum	Remarks
Frequency	KHz		32.768		
Frequency Stability vs. Op Temp	ppm	-5.0		5.0	
Aging per Year	ppm			±3	
Operating Temperature	°C	-40		85	
Storage Temperature	°C	-55		125	
	V	2.5	3.0	5.0	Normal Operation
Supply Voltage (VDD)	V	1.6	3.0	5.0	In case of Single Supply and Backup Battery
Current Consumption (IDD)	uA		0.5		Using Battery Supply
Symmetry (Duty Cycle)	%	40		60	
Start Up Time	S			1	at 25°C
I/O Input Voltage (SCI, SDA Input)	V	GND-0.3		5.5	
I/O Input Voltage (FOE Input)	V	GND-0.3		5.5	
Clock Output Voltage (FOUT Output)	V	GND-0.3		VDD+0.3	
I/O Output Voltage (SDA, /INT Output)	V	GND-0.3		5.5	
Temperature Sensor Accuracy	°C			±5	Vdd=3.0V





2

3

4

5

9

8

7

6

1

0.30

Outline Drawing



1.10

0.30

www.suntsu.com

Specifications are subject to change without notice.

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Low Power Consumtion Real Time Clock Module **SLR32C Series** 3.2mm x 2.5mm



Reflow Profile



Part Identifier Line 1 : 5699 Line 2 : XXXXX Date Code

Tape And Reel Dimensions



Environmental Specifica	tions	Mechanical Specifications	
Temperature Cycling	MIL-STD-883,Method 1010, Condition B	Mechanical Shock	MIL-STD-202,Method 213, Condition B
Solderability	MIL-STD-883, Method 2003	Vibration	MIL-STD-883, Method 2007, Condition A
Moisture Sensitivity	J-STD-020,MSL1; Result: MSL3	Moisture Resistance	MIL-STD-883, Method 1004
		Resistance to Solvents	MIL-STD-202, Method 215
		Resistance to Soldering Heat	MIL-STD-202, Method 210, Condition K

www.suntsu.com

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Specifications are subject to change without notice.

Low Power Consumtion Real Time Clock Module SLR32C Series 3.2mm x 2.5mm

DC Characteristics Units Minimum Typical Maximum Remarks fSCL=0Hz, FOE=GND, /INT = VDD; VDD=VBAT; 0.91 5.1 Average Current Consumption (VDD=5V) uΑ FOUT off (High-Z); Compensation interval 2s fSCL=0Hz, FOE=GND, /INT = VDD; VDD=VBAT; 0.88 4.9 uΑ Average Current Consumption (VDD=3V) FOUT off (High-Z); Compensation interval 2s fSCL=0Hz, FOE=VDD, /INT = VDD; VDD=VBAT; Average Current Consumption (VDD=5V) 20 uA FOUT:32.768kHz, CL=0pF; Average Current Consupption (VDD=3V) uA 19 Compensation interval 2s 0.8*VDD 5.0 SCL, SDA, FOE Pin High Level Input Voltage V GND-0.3 0.2*VDD Low Level Input Voltage SCL, SDA, FOE Pin V High Level Output Voltage (FOUT Pin) 4.0 5.0 VDD=5V, IOH=-1mA V High Level Output Voltage (FOUT Pin) V 2.2 3.0 VDD=3V, IOH=-1mA High Level Output Voltage (FOUT Pin) VDD=3V, IOH=-100uA V 2.9 3.0 Low Level Output Voltage (FOUT Pin) V GND GND+0.5 VDD=5V. IOL=1mA Low Level Output Voltage (FOUT Pin) GND+0.8 VDD=3V, IOL=1mA V GND GND+0.1 VDD=3V, IOL=100uA Low Level Output Voltage (FOUT Pin) GND V Low Level Output Voltage (/INT Pin) V GND GND+0.25 VDD=5V, IOL=1mA GND+0.4 Low Level Output Voltage (/INT Pin) V GND VDD=3V, IOL=1mA Low Level Output Voltage (SDA Pin) GND GND+0.4 VDD≥3V. IOL=3mA V Input Leakage Current -0.5 0.5 FOE, SDA, SCL Pin, VIN = VDD or GND uA **Output Leakage Current** uA -0.5 0.5 FOUT, SDA, /INTpin, VIN = VDD or GND

AC Characteristics	Units	Minimum	Typical	Maximum	Remarks
SCL Clock Frequency	kHz			400	
SCL Low Level Time	uS	1.3			
SCL High Level Time	uS	0.6			
Start Condition Setup Time	uS	0.6			
Start Condition Hold Time	uS	0.6			
Stop Condition Setup Time	uS	0.6			
Bus Idle Time Between Start and Stop	uS	1.3			
Data Setup Time	ns	100			
Data Hold Time	ns	0			
SCL, SDA Rising Time	us			0.4	
SCL, SDA Falling Time	us			0.4	





www.suntsu.com

Specifications are subject to change without notice.

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Low Power Consumtion Real Time Clock Module SLR32C Series 3.2mm x 2.5mm

😂 SUNTSU

			Ba	sic Time and	Calendar Re	gisters					
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W	
0x00	SEC	0	BCD cod	e, Second tens	place, 0-5	B	CD code, Secor	nd ones place,	0-9	R/W	
0x01	MIN	0	BCD code	e, Minutes tens	place, 0-5	BC	BCD code, Minutes ones place, 0-9				
0x02	HOUR	0	0	BCD code, Ho 0 ⁻	our tens place, -2	BCD code, Hour ones place, 0-9				R/W	
0x03	WEEK	0	6	5	4	3	2	1	0	R/W	
0x04	DAY	0	0	BCD code, Da	ay tens place, -3		BCD code, Day	ones place, 0-	9	R/W	
0x05	MONTH	0	ο	0	BCD code, Month tens place, 0-1	В	CD code, Mont	h ones place, ()-9	R/W	
0x06	YEAR	E	BCD code, Yea	r tens place, 0-	9	I	BCD code, Year	ones place, 0-	9	R/W	
0x07	RAM	•	•	•	•	•	•	•	•	R/W	
0x08	MIN Alarm	AE	BCD cod	e, Minute tens	place, 0-5	B	R/W				
0x09	HOUR Alarm	AE	•	BCD code, Ho 0 ⁻	our tens place, -2	E	3CD code, Hou	r ones place, 0	-9	R/W	
0x0A	WEEK Alarm	AE	6	5	4	3	2	1	0	R/W	
0x0A	DAY Alarm	AE	•	BCD code, Da	•		BCD code, Day	ones place, 0-	9	R/W	
0x0B	Timer Counter 0	128	64	32	16	8	4	2	1	R/W	
0x0C	Timer Counter 1	٠	•	•	•	2048	1024	512	256	R/W	
0x0D	Extension Register	TEST	WADA	USEL	TE	FSEL [1]	FSEL [0]	TSEL [1]	TSEL [0]	R/W	
0x0E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET	R/W	
0x0F	Control Register	CSEL [1]	CSEL [0]	UIE	TIE	AIE	0	0	RESET	R/W	

Extended Register Group 1											
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W	
0x10	SEC	0	BCD code	e, Second tens	place, 0-5	BC	CD code, Secon	d ones place, (0-9	R/W	
0x11	MIN	0	BCD code	e, Minutes tens	place, 0-5	BC	D code, Minut	es ones place,	0-9	R/W	
0x12	HOUR	0	0	BCD code, Ho 0-	• •	BCD code, Hour ones place, 0-9				R/W	
0x13	WEEK	0	6	5	4	3	2	1	0	R/W	
0x14	DAY	0	0	BCD code, Da 0-	5 1 /	E	R/W				
0x15	MONTH	0	0	0	BCD code, Month tens place, 0-1	В	R/W				
0x16	YEAR	E	BCD code, Yea	r tens place, 0-9	Э	E	BCD code, Year	ones place, 0-	9	R/W	
0x17	TEMP	128	64	32	16	8	4	2	1	R	
0x18	Backup Function	0	0	0	0	VDET OFF	SWOFF	BKSMP [1]	BKSMP [0]	R/W	
0x19	Not Use	0	0	0	0	0	0	0	0	R	
0x1A	Not Use	0	0	0	0	0	0	0	0	R	
0x1B	Timer Counter 0	128	64	32	16	8	4	2	1	R/W	
0x1C	Timer Counter 1	•	•	•	•	2048	1024	512	256	R/W	
0x1D	Extension Register	TEST	WADA	USEL	TE	FSEL [1]	FSEL [0]	TSEL [1]	TSEL [0]	R/W	
0x1E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET	R/W	
0x1F	Control Register	CSEL [1]	CSEL [0]	UIE	TIE	AIE	0	0	RESET	R/W	

www.suntsu.com

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Specifications are subject to change without notice.

Extended Register Group 2										
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W
0x20	Device ID		Vendo	r ID [3:0]			R			
0x21	RSV		Reserved: Ens	sure to be 0x80)	0	0	0	VBATSW	R/W
0x22-26	RSV		Reserved: Ensure to be 0x00							
0x27	SubSEC		Res	erved				R		
0x28-30	RSV				Reserved: Ens	sure to be 0x00				R/W

Note: After the initial power-up or in case VLF bit returns "1", make sure to initialize all registers to default state before using the RTC. Ensure all inputs are in the required range and the defined values are set for the reserved bits in case the clock cannot work normally.

• During the initial power-up, below bits will be in the state as below:

Initial 0:TEST, WADA, USEL, TE, FSEL[1:0], TSEL[0], UF, TF, AF, CSEL[1], UIE, TIE, RESET, VDETOFF, SWOFF, BKSMP[1:0], VBATSW.

Initial 1: VLF, VDET, CSEL[0].

- All other register values are undefined, so make sure to reset the module before using it.
- The bits marked with "O" can be read out only after initalizing.
- The bits marked with "•" are RAM bits which can be used to write or read any data.
- Only 0 can be written to UF, TF, AF, VLF, VDET bits.
- Make sure "0" to be written for TEST bits which are used for testing only.
- Reserved bits must be set to the defined values accordingly.

Clock Counter Registers											
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default	
0x00/10	SEC	0	BCD cod	le, Second tens	place, 0-5	BC	0x25				
0x01/11	MIN	0	BCD cod	e, Minutes tens	place, 0-5	BC	BCD code, Minutes ones place, 0-9				
0x02/12	HOUR	0	0		our tens place, -2	В	CD code, Hour	ones place, 0-9	Э	0x01	

SEC: BCD format, Value: 0~59

MIN: BCD format, Value: 0~59

HOUR: BCD format, Value: 0~23

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default
0x03/13	WEEK	0	6	5	4	3	2	1	0	0x40

WEEK: Value 01h, 02h, 04h, 08h, 10h, 20h, 40h.

Only one bit can be set to I each time, all others must be set to 0.

				WEEK R	egister				
WEEK	Data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SUNDAY	01h	0	0	0	0	0	0	0	1
MONDAY	02h	0	0	0	0	0	0	1	0
TUESDAY	04h	0	0	0	0	0	1	0	0
WEDNESDAY	08h	0	0	0	0	1	0	0	0
THURSDAY	10h	0	0	0	1	0	0	0	0
FRIDAY	20h	0	0	1	0	0	0	0	0
SATURDAY	40h	0	1	0	0	0	0	0	0
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2 b	it1 bit0	Default
0x04/14	DAY	0	0	BCD code, Day te 0-3	ens place,	BC	D code, Day ones p	lace, 0-9	0x01

DAY: BCD format, the value range can be adjusted automatically according to the size of the month and if it is a leap year or not.

www.suntsu.com

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Specifications are subject to change without notice.

BCD code, Year ones place, 0-9

0x00

				DAY R	egister Value						
	N	1onth			Day Value Range						
	1, 3, 5	, 7, 8, 10, 12			1 ~ 31						
	4,	, 6, 9, 11		Day Value Range 1~31 1~30 1~28 1~29 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Detection							
	February	in normal year			1~28						
	Februar	y in leap year					1~2	9			
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default	
0x05/15	MONTH	0	0	0	BCD code, Month tens	В	CD code, Mont	h ones place, ()-9	0x01	

BCD code, Year tens place, 0-9

place, 0-1

MONTH: BCD format, Value 1~12

0x03/13

YEAR: BCD format, Value 0~99 (2000~2099)

WFFK

Example: January 01, 2021; 21:18:36

Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0x00/10	SEC	0	0	1	1	0	1	1	0
0x01/11	MIN	0	0	0	1	1	0	0	0
0x02/12	HOUR	0	0	1	0	0	0	0	1
0x03/13	WEEK	0	0	0	0	1	0	0	0
0x04/14	DAY	0	0	0	0	0	0	0	1
0x05/15	MONTH	0	0	0	0	0	0	0	1
0x06/16	YEAR	0	0	1	0	0	0	0	0

	Alarm Registers												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x08	MIN Alarm	AE	BCD cod	BCD code, Minute tens place, 0-5 BCD code, Minute ones place,						0x00			
0x09	HOUR Alarm	AE	•		/linutes tens e, 0-5	BC	0x00						
0x0A	WEEK Alarm	AE	6	5	4	3	2	1	0	0x00			
0x0A	DAY Alarm	AE	•	BCD code, Da 0-		B	0x00						

According to AIE, AF, WADA bits setting, the alarm interrupt will be generated once the current time match the settings in the above registers, the /INT pin goes to low level and AF bit is set to '1' to record an alarm interrupt event has occurred.

AE: Alarm Enable bit, 0-enable; 1-disable

WADA bit controls the register 0x0A is Week alarm or Day alarm. The details can be found in 0x0D register bit6.

AF: Defined in 0x0E register bit3

AIE: Defined in 0x0F register bit3

	Timer Control Registers												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x0B/1B	Timer Counter 0	128	64	32	16	8	4	2	1	0x00			
0x0C/1C	Timer Counter 1	٠	•	•	•	2048	1024	512	256	0x00			

Cooperate with TE, TF, TIE, TSEL[1:0], a timer interrupt will be generated once the value countdown to 0 from the one set in the above registers.

TE: Defined in 0x0D register bit4

TF: Defined in 0x0E register bit4

TIE: Defined in 0x0F register bit4

TSEL[1:0]: Defined in 0x0D register bit1 and bit0

www.suntsu.com

Specifications are subject to change without notice.

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

	Extension Registers												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x0D/1D	Extension Register	TEST	WADA	USEL	TE	FSEL [1]	FSEL [0]	TSEL [1]	TSEL [0]	0x02			

To specify the alarm function or time update interrupt and FOUT output frequency etc.

TEST: test bit, can be set as "0" only.

WADA: Week Alarm/Day Alarm control bit, 1-DAY alarm, 0-WEEK alarm

USEL: Update Interrupt Select bit, output interrupt setting, 0-output interrupt once a second (default), 1-output interrupt once a Minute.

TE: Timer Enable bit, 1-enable timer interrupt function, 0-disable timer interrupt function.

	FSEL [1]. FSEL [0]: FOUT frequency setting											
FSEL [1]	FSEL [0]	FOUT Frequency										
0	0	32.768KHz (Default)										
0	1	1024Hz										
1	0	1Hz										
1	1	32.768KHz										

	TSEL [1], TSEL [0]: Timer countdown period (source clock) setting:											
TSEL [1]	TSEL [0]	Source Clock										
0	0	4096Hz										
0	1	64Hz										
1	0	1Hz										
1	1	1/60Hz										

	Flag Registers												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x0E/1E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET	0x23			

UF: Update flag bit. It will be set to "1" when time update interrupt event occurs and keeps "1" until a "0" is written to it.

TF: Timer Flag bit. It will be set to "1" when a fixed-cycle timer interrupt event occurs and keeps "1" until a "0" is written to it.

AF: Alarm Flag bit. It will be set to "1" when an alarm interrupt event occurs and keeps "1" until a "0" is written to it.

VLF: Voltage Low Flag bit. When voltage is lower than 1.6V, this bit will be set to "1" and keeps "1" until a "0" is written to it.

VDET: Voltage Detection Flag bit. When voltage is lower than 1.95V, this bit will be set to "1" and keeps "1" until a "0" is written to it.

	Control Registers												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x0F/1F	Control Register	CSEL [1]	CSEL [0]	UIE	TIE	AIE	0	0	RESET	0x40			
	CSEL [1]. CSEI	. [0]: Compe	nsation inte	rval Select 0	, 1 bits, used	to set tempei	ature compe	ensation inte	erval				
CSEL [1] CSEL [0]						Compensation Interval							
	0		0		0.5s								
	0		2s (Default)										
	1 0						10s						
	1	30s											

UIE: Update Interrupt Enable bit. When UF changs from "0" to "1", this bit controls if an interrupt signal is generated. 0-disable (/INT keeps Hi-Z), 1-enable(/INT status changes from Hi-Z to Low).

TIE: Timer Interrupt Enable bit: When TF changs from "0" to "1", this bit controls if an interrupt signal is generated. 0-disable (/INT keeps Hi-Z), 1-enable(/INT status changes from Hi-Z to Low).

AIE: Alarm Interrupt Enable bit: When AF changs from "0" to "1", this bit controls if an interrupt signal is generated. 0-disable

(/INT keeps Hi-Z), 1-enable(/INT status changes from Hi-Z to Low).

RESET: Reset IC, prepared for the synchronized starting of time or timer.

	Temperature Register												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x17	TEMP	128	64	32	16	8	4	2	1	0xa9			

Read digital temperature data, Temp[°C] = (TEMP[7:0] * 2 -187.19) / 3.218.

www.suntsu.com

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Specifications are subject to change without notice.

	Battery Backup Switchover Register												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x18	Backup Function	0	0	0	0	VDET OFF	SWOFF	BKSMP [1]	BKSMP [0]	0x00			

This register controls the power switchover function.

Once abnormal VDD is detected, it will be switched to use battery as the power supply.



VDETOFF (Voltage Detector OFF): Main power supply VDD voltage detection control bit. 0-enable detection function (Default), VDD voltage view of the detection function (Default), VDD voltage detection function function (Default), VDD voltage detection (Defaul

voltage will be detected once a second; 1-disenable detection function.

SWOFF (Switch OFF): Switch KI control bit. 0- close (Default); 1- open BKSMP[1], BKSMP[0](Backup mode Sampling time): Control the voltage detection sampling time. Default: 00.

	Device ID Register												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x20	Device ID		Vendo	rID[3:0]			Ver[3:0]		0xd1			

VendorID[3:0]: SRC32C's ID code, the fixed value is defined as VendorID[3:0]=1101b=Dh. Ver[3:0]: version of the IC

	Control Register 1												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x21	Control Register 1		Reserved: Must be 0x8				0	0	VBATSW	0x80			

	Sub-second Timer Register												
Address	Function	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default			
0x27	subSEC		Rese	erved			0x00						

SubSEC[3:0]: sub second bit, and unit is 1/16s.



I²C bus supports bi-directional communications through a serial clock line SCL and a serial data line SDA. I²C bus device can be defined as "Master" and "Slave".

SRC32C can only be used as Slave.

I²C bus includes START, RESTART, STOP conditions, the duration between START and STOP must be less than 1 second just in case the bus to be set to standby mode automatically.

A new START condition must be transferred before restarting of any communications.

SRC32C I²C bus interface supports single byte read/write operations as well as multiple bytes incremental access. After Ox7F address, the next one will be 0x00.

www.suntsu.com

Specifications are subject to change without notice.

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618

Slave Address											
Transfer Data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	R/W		
65h (Read)	0	1	1	0	0	1	0	1	Read		
64h (Write)	0	1	1	0	0	1	0	0	Write		

SRC32C I²C bus Slave Address is [0110 010*].

It is assumed CPU is master and SRC32C is slave in this section.



I²C bus includes an address auto-increment function, once the initial address has been specified, the SRC32C increments (+1) the address automatically after each data is sent, then to write next data.

(1) CPU sends start condition[S]

(2) CPU sends SRC32C's slave address with R/W bit to set to write mode

(3) CPU verifies ACK signal from SRC32C

(4) CPU sends write address to SRC32C

(5) CPU verifies ACK signal from SRC32C

(6) CPU sends write data to the address specified at step (4)

(7) CPU verifies ACK signal from SRC32C

(8) Repeat (6) (7) if multiple bytes need to be writen, address will be incremented automatically

(9) CPU ends stop condition[P]



Writing the address to be read with write mode firstly, then reading the data with read mode.

(1) CPU sends start condition[S]

(2) CPU sends SRC32C's slave address with R/W bit to set to write mode

(3) CPU verifies ACK signal from SRC32C

(4) CPU sends address for reading from SRC32C

(5) CPU verifies ACK signal from SRC32C

(6) CPU sends RESTART condition [Sr]

(7) CPU sends SRC32C's slave address with R/W bit to set to read mode

(8) CPU verifies ACK signal from SRC32C

(9) CPU reads data from the specified address in step (4)

(10) CPU verifies ACK signal from SRC32C

(11) Repeat (9) (10) if multiple bytes need to be read, address will be incremented automatically

(12) CPU sends ACK signal for "1"

(13) CPU sends stop condition[P]

www.suntsu.com

Specifications are subject to change without notice.

Suntsu Electronics, Inc. 142 TECHNOLOGY DR., SUITE 150 IRVINE, CA 92618