

# TLE9851QXW

## Arm® Cortex®-M0 Microcontroller with LIN and Half-Bridge NFET Driver for Automotive Applications AD-Step




RoHS

### 1 Overview

#### Features

- 32-bit Arm® Cortex®\*-M0 Core
  - up to 40 MHz clock frequency
  - one clock per machine cycle architecture
  - single cycle multiplier
- On-chip memory
  - 64 KB Flash (including EEPROM)
  - 4 KB EEPROM (emulated in Flash)
  - 512 bytes 100 Time Programmable Memory (100TP)
  - 4 KB RAM
  - Boot ROM for startup firmware and Flash routines
- Math Co-Processor Unit with Divider Unit for signed and unsigned 32-bit division operations
- On-chip OSC and PLL for clock generation
  - PLL loss-of-lock detection
- MOSFET Driver including charge pump for Half-Bridge motor applications
- Current Sense Amplifier
- High-Side Switch with cyclic sense option and PWM functionality, e.g. for supplying LEDs or switch panels (min. 150 mA)
- 4 High Voltage Monitor Input pins for wake-up and with cyclic sense with analog measurement option
- 10 General-purpose I/O Ports (GPIO)
- 5 Analog input Ports
- 10-Bit A/D Converter with 5 analog inputs + VBAT\_SENSE + VS + 4 high voltage monitoring inputs
- 8-Bit A/D Converter with 9 inputs for voltage and temperature supervision
- Measurement unit with 12 channels together with the onboard 10-Bit A/D converter and data post processing
- 16-Bit timers - GPT12, Timer 2 and Timer 21



\* Arm and Cortex are registered trademarks of Arm Limited, UK

---

## Overview

- Capture/compare unit for PWM signal generation (CCU6)
- 2 full duplex serial interfaces (UART1, UART2), UART1 with LIN support
- 2 synchronous serial channels (SSC1, SSC2)
- On-chip debug support via 2-wire SWD
- 1 LIN 2.2 transceiver
- Single power supply  $V_S = 5.5\text{ V}$  to  $28\text{ V}$
- Extended supply voltage range  $V_S = 3\text{ V}$  to  $28\text{ V}$
- Low-dropout voltage regulators (LDO)
- 5 V voltage supply VDDEXT for external loads (e.g. Hall-sensor)
- Core logic supply at 1.5 V
- Programmable window watchdog (WDT1) with independent on-chip clock source
- Power saving modes:
  - Micro Controller Unit slow-down mode
  - Sleep Mode with cyclic sense option
  - Cyclic wake-up during Sleep Mode
  - Stop Mode with cyclic sense option
- Power-on and undervoltage/brownout reset generator
- Overtemperature protection incl. shutdown
- Short circuit protection for all voltage regulators and actuators (High Side Switch)
- Loss of clock detection with fail safe mode for power switches
- Temperature Range  $T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$
- Package VQFN-48-29 with LTI feature
- Green package (RoHS compliant)
- AEC Qualified

## Potential applications

- Single-phase DC pumps and fans, e.g. HVAC blower
- ... and other LIN addressed motor control applications

## Product validation

Qualified for Automotive Applications. Product Validation according to AEC-Q100/101

## Description

TLE985x devices integrate an Arm® Cortex®-M0 processor and peripherals for motor control, power supply and communication. Two integrated measurement units (analog-to-digital converters) for monitoring temperature, battery voltage and four monitoring inputs help to save pins. These inputs can be operated directly with battery voltage, which saves costs on additional components such as external voltage dividers or shutdown transistors. Furthermore, the chips are equipped with two full duplex serial interfaces (UART) with LIN support.

A new feature in the TLE985x family is its adaptive MOSFET driver. The control algorithm is able to compensate MOSFET parameter spread in the system by automatically adjusting the gate current according to required

---

**Overview**

switching times. This allows an optimization of the system concerning EME (electro-magnetic emissions, slow slew rates) as well as power dissipation (short dead times) simultaneously.

The product family includes several devices with different flash sizes (48 - 96KB) and temperature ranges ( $T_j$  up to 175°C). In addition, different numbers of half-bridge drivers for uni- or bidirectional DC motor applications are offered.

All TLE985x products are based on the same hardware and software platform as Infineon's other Embedded Power products (TLE984x, TLE986x and TLE987x), thus enabling design synergies and allowing customers to reuse parts of the software. The devices come in a leadless VQFN package with a footprint of 7x7 mm.

Type	Package	Marking
TLE9851QXW	VQFN-48-29	TLE9851QXW

## Table of Contents

<b>1</b>	<b>Overview</b>	<b>1</b>
	<b>Features</b>	<b>1</b>
	<b>Potential applications</b>	<b>2</b>
	<b>Product validation</b>	<b>2</b>
	<b>Description</b>	<b>2</b>
	<b>Table of Contents</b>	<b>4</b>
<b>2</b>	<b>Block Diagram</b>	<b>9</b>
<b>3</b>	<b>General Device Information</b>	<b>10</b>
3.1	Pin Configurations	10
3.2	Pin Definitions and Functions	11
<b>4</b>	<b>Modes of Operations</b>	<b>14</b>
<b>5</b>	<b>Power Management Unit (PMU)</b>	<b>17</b>
5.1	Features	17
5.2	Introduction	17
5.2.1	Block Diagram	18
5.2.2	PMU Modes Overview	20
5.3	Power Supply Generation (PGU)	21
5.3.1	Voltage Regulator 5.0V (VDDP)	21
5.3.2	Voltage Regulator 1.5V (VDDC)	23
5.3.3	External Voltage Regulator 5.0V (VDDEXT)	24
5.3.4	Power-on Reset Concept	25
<b>6</b>	<b>System Control Unit - Digital Modules (SCU-DM)</b>	<b>26</b>
6.1	Features	26
6.2	Introduction	26
6.2.1	Block Diagram	27
6.3	Clock Generation Unit	29
6.3.1	Low Precision Clock	29
6.3.2	High Precision Oscillator Circuit (OSC_HP)	29
6.3.2.1	External Input Clock Mode	29
6.3.2.2	External Crystal Mode	29
6.3.3	Clock Control Unit	31
<b>7</b>	<b>System Control Unit - Power Modules (SCU-PM)</b>	<b>33</b>
7.1	Features	33
7.2	Introduction	33
7.2.1	Block Diagram	33
<b>8</b>	<b>Arm® Cortex®-M0 Core</b>	<b>35</b>
8.1	Features	35
8.2	Introduction	35
8.2.1	Block Diagram	35
<b>9</b>	<b>Address Space Organization</b>	<b>37</b>
<b>10</b>	<b>Memory Control Unit</b>	<b>38</b>


10.1	Features .....	38
10.2	Introduction .....	38
10.2.1	Block Diagram .....	38
10.3	NVM Module (Flash Memory) .....	40
<b>11</b>	<b>Interrupt System .....</b>	<b>41</b>
11.1	Features .....	41
11.2	Introduction .....	41
11.2.1	Overview .....	41
<b>12</b>	<b>Math Divider Module .....</b>	<b>43</b>
12.1	Features .....	43
12.2	Introduction .....	43
12.3	Block Diagram .....	43
<b>13</b>	<b>Watchdog Timer (WDT1) .....</b>	<b>44</b>
13.1	Features .....	44
13.2	Introduction .....	45
<b>14</b>	<b>GPIO Ports and Peripheral I/O .....</b>	<b>46</b>
14.1	Features .....	46
14.2	Introduction .....	47
14.2.1	Port 0 and Port 1 .....	47
14.2.2	Port 2 .....	48
14.3	Functional Description .....	48
14.3.1	Alternate Functions .....	49
14.3.1.1	Port 0 Functions .....	49
14.3.1.2	Port 1 Functions .....	52
14.3.1.3	Port 2 Functions .....	54
<b>15</b>	<b>General Purpose Timer Units (GPT12) .....</b>	<b>56</b>
15.1	Features .....	56
15.1.1	Features Block GPT1 .....	56
15.1.2	Features Block GPT2 .....	56
15.2	Introduction .....	56
15.2.1	Block Diagram GPT1 .....	57
15.2.2	Block Diagram GPT2 .....	58
<b>16</b>	<b>Timer2 and Timer21 .....</b>	<b>59</b>
16.1	Features .....	59
16.2	Introduction .....	59
16.2.1	Timer2 and Timer21 Modes Overview .....	60
<b>17</b>	<b>Capture/Compare Unit 6 (CCU6) .....</b>	<b>61</b>
17.1	Feature Set Overview .....	61
17.2	Introduction .....	62
17.2.1	Block Diagram .....	63
<b>18</b>	<b>UART1/2 .....</b>	<b>64</b>
18.1	Features .....	64
18.2	Introduction .....	64
18.2.1	Block Diagram .....	65
18.3	UART Modes .....	65

<b>19</b>	<b>LIN Transceiver .....</b>	<b>66</b>
19.1	Features .....	66
19.2	Introduction .....	66
19.2.1	Block Diagram .....	67
<b>20</b>	<b>High-Speed Synchronous Serial Interface SSC1/2 .....</b>	<b>68</b>
20.1	Features .....	68
20.2	Introduction .....	68
20.2.1	Block Diagram .....	69
<b>21</b>	<b>Measurement Unit .....</b>	<b>70</b>
21.1	Features .....	70
21.2	Introduction .....	70
21.2.1	Block Diagram .....	71
<b>22</b>	<b>Measurement Core Module (incl. ADC2) .....</b>	<b>72</b>
22.1	Features .....	72
22.2	Introduction .....	72
22.2.1	Block Diagram .....	73
<b>23</b>	<b>Analog Digital Converter ADC10B (ADC1) .....</b>	<b>74</b>
23.1	Features .....	74
23.2	Introduction .....	75
23.2.1	Block Diagram .....	75
<b>24</b>	<b>High-Voltage Monitor Input .....</b>	<b>76</b>
24.1	Features .....	76
24.2	Introduction .....	76
24.2.1	Block Diagram .....	76
<b>25</b>	<b>High-Side Switch .....</b>	<b>77</b>
25.1	Features .....	77
25.2	Introduction .....	78
25.2.1	Block Diagram .....	78
25.2.2	General .....	78
<b>26</b>	<b>Bridge Driver (incl. Charge Pump) .....</b>	<b>79</b>
26.1	Features .....	79
26.2	Introduction .....	80
26.2.1	Block Diagram .....	80
26.2.2	Flexible Control .....	80
26.2.3	Current-Driven Output Stages .....	81
26.2.3.1	Overview .....	81
26.2.3.2	Switch-On .....	82
26.2.3.3	Switch-Off .....	83
26.2.3.4	Control Modes .....	83
26.2.4	Adjustable Cross-Conduction Protection .....	85
26.2.5	High-Current Discharge Mode .....	85
26.2.6	Passive Pull-Down Mode .....	85
26.2.7	Brake Mode .....	86
26.2.8	Hold Mode .....	86
26.2.9	Timing Measurements .....	86

26.2.10	Adaptive Control Mode .....	87
26.2.11	Integrated 2-Stage Charge Pump .....	87
26.2.12	Adjustable Voltage Monitoring .....	88
26.2.13	Adjustable Short Circuit Detection .....	88
26.2.14	Open-Load Detection .....	88
26.2.15	Overtemperature .....	88
<b>27</b>	<b>Current Sense Amplifier .....</b>	<b>89</b>
27.1	Features .....	89
27.2	Introduction .....	89
27.2.1	Block Diagram .....	90
<b>28</b>	<b>Application Information .....</b>	<b>91</b>
28.1	Single-Phase Application diagram .....	91
28.2	Connection of unused pins .....	93
28.3	Connection of P0.2 for SWD debug mode .....	93
28.4	Connection of TMS .....	93
28.5	ESD Tests .....	93
<b>29</b>	<b>Electrical Characteristics .....</b>	<b>95</b>
29.1	General Characteristics .....	95
29.1.1	Absolute Maximum Ratings .....	95
29.1.2	Functional Range .....	98
29.1.3	Current Consumption .....	99
29.1.4	Thermal Resistance .....	102
29.1.5	Timing Characteristics .....	103
29.2	Power Management Unit (PMU) .....	104
29.2.1	PMU Input Voltage VS .....	104
29.2.2	PMU I/O Supply Parameters VDDP .....	104
29.2.3	PMU Core Supply Parameters VDDC .....	106
29.2.4	VDDEXT Voltage Regulator 5.0V .....	108
29.2.5	VPRE Voltage Regulator (PMU Subblock) Parameters .....	110
29.2.5.1	Load Sharing Scenario of VPREGULATOR .....	110
29.2.6	Power Down Voltage Regulator (PMU Subblock) Parameters .....	111
29.3	System Clocks .....	112
29.3.1	Electrical Characteristics Oscillators and PLL .....	112
29.3.2	External Clock Parameters XTAL1, XTAL2 .....	113
29.4	Flash Parameters .....	115
29.4.1	Flash Characteristics .....	115
29.5	Parallel Ports (GPIO) .....	117
29.5.1	Description of Keep and Force Current .....	117
29.5.2	DC Parameters Port 0, Port 1, TMS, Reset .....	118
29.5.3	DC Parameters Port 2 .....	120
29.6	LIN Transceiver .....	122
29.6.1	Electrical Characteristics .....	122
29.7	High-Speed Synchronous Serial Interface .....	127
29.7.1	SSC Timing .....	127
29.8	Measurement Unit .....	128
29.8.1	Electrical Characteristics .....	128

---


29.8.2	Central Temperature Sensor Module .....	132
29.8.2.1	Electrical Characteristics .....	132
29.9	ADC1 (10-Bit) .....	133
29.9.1	Electrical Characteristics ADC1 (10-Bit) .....	133
29.10	High-Voltage Monitoring Input .....	134
29.10.1	Electrical Characteristics .....	134
29.11	High Side Switch .....	135
29.11.1	Electrical Characteristics .....	135
29.12	MOSFET Driver .....	139
29.12.1	Electrical Characteristics .....	139
29.13	Operational Amplifier .....	146
29.13.1	Electrical Characteristics .....	146
<b>30</b>	<b>Package Outlines .....</b>	<b>148</b>
<b>31</b>	<b>Abbreviations .....</b>	<b>149</b>
<b>32</b>	<b>Revision History .....</b>	<b>151</b>

**Block Diagram****2 Block Diagram****Figure 1 Block Diagram TLE9851QXW**

## General Device Information

### 3 General Device Information

#### 3.1 Pin Configurations



**Figure 2 Pin Configuration VQFN-48, TLE9851QXW**

---

## General Device Information

### 3.2 Pin Definitions and Functions

After reset, all pins are configured as input (except supply and LIN pins) with one of the following settings:

- Pull-up enabled only (PU)
- Pull-down enabled only (PD)
- Input with both pull-up and pull-down disabled (I)
- Output with output stage deactivated = high impedance state (Hi-Z)

The functions and default states of the TLE9851QXW external pins are provided in the following table.

Type: indicates the pin type.

- I/O: Input or output
- I: Input only
- O: Output only
- P: Power supply

Not all alternate functions listed, see [Chapter 14](#).

**Table 1 Pin Definitions and Functions**

Symbol	Pin Number	Type	Reset State	Function	
<b>P0</b>				<b>Port 0</b>	
				Port 0 is a 6-Bit bidirectional general purpose I/O port. Alternate functions can be assigned and are listed in the Port description. Main function is listed below.	
P0.0	24	I/O	I/PU	SWD_CLK GPIO	Serial Wire Debug Clock General Purpose IO Alternate function mapping see <a href="#">Table 7</a>
P0.1	22	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 7</a>
P0.2	26	I/O	I/PD	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 7</a>
P0.3	27	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 7</a>
P0.4	28	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 7</a>
P0.5	29	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 7</a>
<b>P1</b>				<b>Port 1</b>	
				Port 1 is a 4-Bit bidirectional general purpose I/O port. Alternate functions can be assigned and are listed in the Port description. Main function is listed below.	
P1.0	31	I/O	I	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 8</a>
P1.1	32	I/O	I	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 8</a>
P1.2	33	I/O	I	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 8</a>

## General Device Information

**Table 1 Pin Definitions and Functions (cont'd)**

Symbol	Pin Number	Type	Reset State	Function	
P1.4	34	I/O	I	GPIO	General Purpose IO Alternate function mapping see <a href="#">Table 8</a>
<b>P2</b>				<b>Port 2</b>	
				Port 2 is a 5-Bit general purpose input-only port. Alternate functions can be assigned and are listed in the Port description. Main function is listed below.	
P2.0	41	I	I	AN0 XTAL1 <sup>1)</sup>	ADC1 analog input channel 6 External oscillator input Alternate function mapping see <a href="#">Table 9</a>
P2.1	39	I	I	AN1	ADC1 analog input channel 7 Alternate function mapping see <a href="#">Table 9</a>
P2.2	40	I O	I Hi-Z	AN2 XTAL2 <sup>1)</sup>	ADC1 analog input channel 8 External oscillator output Alternate function mapping see <a href="#">Table 9</a>
P2.3	38	I	I	AN3	ADC1 analog input channel 9 Alternate function mapping see <a href="#">Table 9</a>
P2.7	37	I	I	AN7	ADC1 analog input channel 12 Alternate function mapping see <a href="#">Table 9</a>

### Power Supply

VS	46	P	-	Battery supply input
VDDP	44	P	-	I/O port supply (5.0 V). Do not connect external loads. For buffer and bypass capacitors.
VDDC	42	P	-	Core supply (1.5 V during Active Mode, 0.9 V during Stop Mode). Do not connect external loads. For buffer/bypass capacitor.
VDDEXT	45	P	-	External voltage supply output (5.0 V, 40 mA)
GNDP	21, 30	P	-	Core supply ground
GNDA	43	P	-	Analog supply ground
GNDLIN	1	P	-	LIN ground

### Monitor Inputs

MON1	17	I	I	High Voltage Monitor Input 1
MON2	18	I	I	High Voltage Monitor Input 2
MON3	19	I	I	High Voltage Monitor Input 3
MON4	20	I	I	High Voltage Monitor Input 4

### High Side Switch Outputs

HS	2	O	Hi-Z	High Side Switch output
----	---	---	------	-------------------------

### LIN Interface

LIN	48	I/O	PU	LIN bus interface input/output
-----	----	-----	----	--------------------------------

### Charge Pump

CP1H	14	P	-	Charge Pump Capacity 1 High, connect external C
------	----	---	---	---

---

**General Device Information**
**Table 1 Pin Definitions and Functions (cont'd)**

<b>Symbol</b>	<b>Pin Number</b>	<b>Type</b>	<b>Reset State</b>	<b>Function</b>
CP1L	13	P	-	Charge Pump Capacity 1 Low, connect external C
CP2H	11	P	-	Charge Pump Capacity 2 High, connect external C
CP2L	10	P	-	Charge Pump Capacity 2 Low, connect external C
VCP	12	P	-	Charge Pump Capacity
VSD	15	P	-	Battery supply input for Charge Pump

**MOSFET Driver**

VDH	16	P	-	Voltage Drain High Side MOSFET Driver
GH1	3	P	-	Gate High Side FET
SH1	4	P	-	Source High Side FET
GL1	5	P	-	Gate Low Side FET
SL	6	P	-	Source Low Side FET

**Others**

TMS	23	I	I/PD	TMS DAP1	test mode select input
RESET	25	I/O	I/O/PU	Bidirectional reset input/output, not available during Sleep Mode	
VBAT_SENSE	47	I	I	Battery supply voltage sense input	
OP1	35	I	-	Negative current sense amplifier input	
OP2	36	I	-	Positive current sense amplifier input	
EP	-	-	-	Exposed Pad, connect to GND	
N.U.	7, 8, 9	I	-	Not used, shall be kept open	

1) configurable by user

## Modes of Operations

### 4 Modes of Operations


This highly integrated circuit contains analog and digital functional blocks. For system and interface control an embedded 32-Bit Arm® Cortex®-M0 microcontroller is included. For internal and external power supply purposes, on-chip low drop-out regulators are existent. An internal oscillator (no external components necessary) provides a cost effective and suitable clock in particular for LIN slave nodes. As communication interface, a LIN transceiver and several High Voltage Monitor Inputs with adjustable threshold and filters are available. Furthermore one High-Side Switch (e.g. for driving LEDs or powering of switches), a driver for 4 n-channel MOSFETs including a two-stage charge pump and several general purpose input/outputs (GPIO) with pulse-width modulation (PWM) capabilities are available.

The Micro Controller Unit supervision and system protection including reset feature is controlled by a programmable window watchdog. A cyclic wake-up circuit, supply voltage supervision and integrated temperature sensors are available on-chip.

All relevant modules offer power saving modes in order to support terminal 30 connected automotive applications. A wake-up from the power saving mode is possible via a LIN bus message, via the monitoring inputs or repetitive with a programmable time period (cyclic wake-up).

The integrated circuit is available in a VQFN-48-29 package with 0.5 mm pitch and is designed to withstand the challenging conditions of automotive applications.

The TLE9851QXW has several operational modes mainly to support low power consumption requirements. The low power modes and state transitions are depicted in **Figure 3** below.



**Figure 3 Power Control State Diagram**

---

## Modes of Operations

### Reset Mode

The Reset Mode is a transition mode e.g. during power-up of the device after a power-on reset. In this mode the on-chip power supplies are enabled and all other modules are initialized. Once the core supply VDDC is stable, the Active Mode is entered. In case the watchdog timer WDT1 fails for more than four times, a fail-safe transition to the Sleep Mode is done.

### Active Mode

In Active Mode all modules are activated and the TLE9851QXW is fully operational.

### Stop Mode

The Stop Mode is one out of two major low power modes. The transition to the low power modes is done by setting the respective Bits in the mode control register. In Stop Mode the embedded microcontroller is still powered allowing faster wake-up reaction times, but not clocked. A wake-up from this mode is possible by LIN bus activity, the High Voltage Monitor Input pins or the respective 5V GPIOs.

### Sleep Mode

The Sleep Mode is a major low-power mode. The transition to the low-power modes is done by setting the respective Bits in the Micro Controller Unit mode control register. The sleep time is configurable. In Sleep Mode the embedded microcontroller power supply is deactivated, allowing the lowest system power consumption, but the wake-up time is longer compared to the Stop Mode. In this mode a 64 bit wide buffer for data storage is available. A wake-up from this mode is possible by LIN bus activity or the High Voltage Monitor Input pins and cyclic wake. A wake-up from Sleep Mode behaves similar to a power-on reset. While changing into Sleep Mode, no incoming wake-requests are lost (i.e. no dead-time). It is possible to enter sleep-mode even with LIN dominant.

### Cyclic Wake-up Mode

The cyclic wake-up mode is a special operating mode of the Sleep Mode and the Stop Mode. The transition to the cyclic wake-up mode is done by first setting the respective Bits in the mode control register followed by the SLEEP or STOP command. Additional to the cyclic wake-up behavior (wake-up after a programmable time period), the wake-up sources of the normal Stop Mode and Sleep Mode are available.

### Cyclic Sense Mode

The cyclic sense mode is a special operating mode of the Sleep Mode and the Stop Mode. The transition to the cyclic sense mode is done by first setting the respective Bits in the mode control register followed by the STOP or SLEEP command. In cyclic sense mode the High Side Switch can be switched on periodically for biasing some switches for example. The wake-up condition is configurable, when the sense result of defined monitor inputs at a window of interest changed compared to the previous wake-up period or reached a defined state respectively. In this case the Active Mode is entered immediately.

The following table shows the possible power mode configurations of each major module or function respectively.

**Table 2 Power Mode Configurations**

Module/function	Active Mode	Sleep Mode	Stop Mode	Comment
VPRE, VDDP, VDDC	ON	OFF	ON	-
VDDEXT	ON/OFF	OFF	cyclic ON/OFF	-
HS	ON/OFF	cyclic ON/OFF	cyclic ON/OFF	cyclic sense

## Modes of Operations

**Table 2 Power Mode Configurations (cont'd)**

Module/function	Active Mode	Sleep Mode	Stop Mode	Comment
Bridge Driver	ON/OFF	OFF <sup>1)</sup>	OFF <sup>1)</sup>	-
LIN TRx	ON/OFF	wake-up only / OFF	wake-up only/ OFF	-
MONx (wake-up)	n.a.	disabled/static/ cyclic	disabled/static/ cyclic	cyclic: combined with HS=on
MONx (measurement)	ON/OFF	OFF	OFF	available on all channels
VS sense	ON/OFF brownout detection	brownout detection	brownout detection	brownout det. done in PCU
VBAT_SENSE	ON/OFF	OFF	OFF	-
GPIO 5V	ON	OFF	ON	-
WDT1	ON	OFF	OFF	-
CYCLIC WAKE	n.a.	cyclic wake-up/ cyclic sense/OFF	cyclic wake-up/ cyclic sense/OFF	cyclic sense with HS; wake-up needs MC for enter Sleep Mode again
Measurement	ON <sup>2)</sup>	OFF	OFF	-
Micro Controller Unit	ON/slow- down/STOP	OFF	OFF	-
CLOCK GEN (MC)	ON	OFF	OFF	-
LP_CLK ( $f_{LP\_CLK}$ )	ON	OFF	OFF	WDT1
LP_CLK2 ( $f_{LP\_CLK2}$ )	ON	ON	ON	for cyclic wake-up

1) Bridge Driver "Hold Mode" is available in sleep mode and stop mode.

2) May not be switched off due to safety reasons

## Wake-up Source Prioritization

All wake-up sources have the same priority. In order to handle the asynchronous nature of the wake-up sources, the first wake-up signal will initiate the wake-up sequence. Nevertheless all wake-up sources are latched in order to provide all wake-up events to the application software. The software can clear the wake-up source flags. It is ensured, that no wake-up event is lost.

As default wake-up sources, MON inputs and cyclic wake are activated after power-on reset, LIN is disabled as wake-up source by default.

## Wake-up Levels and Transitions

The wake-up can be triggered by rising, falling or both signal edges for each monitor input individually.

---

**Power Management Unit (PMU)**

## 5 Power Management Unit (PMU)

### 5.1 Features

- System modes control (startup, sleep, stop and active)
- Power management (cyclic wake, cyclic sense)
- Control of system voltage regulators with diagnosis (overload, short, overvoltage)
- Fail safe mode detection and operation in case of system errors
- Wake-up sources configuration and management (LIN, MON, GPIOs)
- System error logging


### 5.2 Introduction

The purpose of the power management unit is to ensure the fail safe behavior of the system IC. Therefore the power management unit controls all system modes including the corresponding transitions. The power management unit is responsible for generating all needed voltage supplies for the embedded MCU (VDDC, VDDP) and the external supply (VDDEXT). Additionally, the PMU provides well defined sequences for the system mode transitions and generates hierarchical reset priorities. The reset priorities control the reset behavior of all system functionalities especially the reset behavior of the embedded MCU. All these functions are controlled by finite state machines. The system master functionality of the PMU requires the generation of an independent logic supply and system clock. Therefore the PMU has a module internal logic supply and system clock which works independently of the MCU clock.

## Power Management Unit (PMU)

### 5.2.1 Block Diagram

The following figure shows the structure of the Power Management Unit. **Table 3** describes the submodules more detailed.



**Figure 4** Power Management Unit Block Diagram

**Table 3** Description of PMU Submodules

Mod. Name	Modules	Functions
Power Down Supply	Independent Supply Voltage Generation for PMU	This supply is dedicated to the PMU to ensure an independent operation from generated power supplies (VDDP, VDDC).
LP_CLK (= $f_{LP\_CLK}$ )	- Clock Source for all PMU submodules - Backup Clock Source for System (can be selected as fsys clock source through SCU_APCLK.SYSCLKSEL) - Clock Source for WDT1	This ultra low power oscillator generates the clock for the PMU. This clock is also used as backup clock for the system in case of PLL Clock failure and as independent clock source for WDT1.
LP_CLK2 (= $f_{LP\_CLK2}$ )	Clock Source for PMU	This ultra low power oscillator generates the clock for the PMU in Stop Mode and in the cyclic modes.

---


**Power Management Unit (PMU)**
**Table 3 Description of PMU Submodules (cont'd)**

<b>Mod. Name</b>	<b>Modules</b>	<b>Functions</b>
Peripherals	Peripheral Blocks of PMU	These blocks include the analog peripherals to ensure a stable and fail safe PMU startup and operation (bandgap, bias).
Power Supply Generation Unit (PGU)	Voltage regulators for VDDP and VDDC	This block includes the voltage regulators for the pad supply (VDDP) and the core supply (VDDC).
VDDEXT	Voltage regulator for VDDEXT to supply external modules (e.g. Sensors)	This voltage regulator is a dedicated supply for external modules.
PMU-SFR	All PMU relevant Extended Special Function Registers	This module contains all PMU relevant registers, which are needed to control and monitor the PMU.
PMU-PCU	Power Control Unit of the PMU	This block is responsible for controlling all power related actions within the PGU Module. It also contains all regulator related diagnosis like under- and overvoltage detection, overcurrent and short circuit diagnoses.
PMU-WMU	Wake-up Management Unit of the PMU	This block is responsible for controlling all Wake-up related actions within the PMU Module.
PMU-CMU	Cyclic Management Unit of the PMU	This block is responsible for controlling all actions within cyclic mode.
PMU-RMU	Reset Management Unit of the PMU	This block generates resets triggered by the PMU like undervoltage or short circuit reset, and passes all resets to the relevant modules and their register. A reset status register with every reset source is available.

## Power Management Unit (PMU)

### 5.2.2 PMU Modes Overview

The following state diagram shows the available modes of the device.



**Figure 5 Power Management Unit System Modes**

---

**Power Management Unit (PMU)****5.3 Power Supply Generation (PGU)****5.3.1 Voltage Regulator 5.0V (VDDP)**

This module represents the 5 V voltage regulator, which provides the pad supply for the parallel port pins and other 5 V analog functions (e.g. LIN Transceiver).

**Features**

- 5 V low-drop voltage regulator
- Overcurrent Monitoring and Shutdown with MCU signalling (Interrupt)
- Overtoltage monitoring with MCU signalling (Interrupt)
- Undervoltage monitoring with MCU signalling (Interrupt)
- Undervoltage monitoring with Reset (UnderVoltage Reset,  $V_{DDPUV}$ )
- Overtimeperature Shutdown with MCU signalling (Interrupt)
- Pre-Regulator for VDDC Regulator
- GPIO Supply
- Pull Down Current Source at the output for Sleep Mode only

The output capacitor  $C_{VDDP}$  is mandatory to ensure a proper regulator functionality.

## Power Management Unit (PMU)




Figure 6 Module Block Diagram of VDDP Voltage Regulator

## Power Management Unit (PMU)


### 5.3.2 Voltage Regulator 1.5V (VDDC)

This module represents the 1.5 V voltage regulator, which provides the supply for the microcontroller core, digital peripherals and other chip internal analog 1.5 V functions (e.g. ADC).

#### Features

- 1.5 V low-drop voltage regulator
- Overcurrent monitoring and Shutdown with MCU signalling (Interrupt)
- Overtoltage monitoring with MCU signalling (Interrupt)
- Undervoltage monitoring with MCU signalling (interrupt)
- Undervoltage monitoring with reset
- Overtemperature Shutdown with MCU signalling (Interrupt)
- Pull Down Current Source at the output for Sleep Mode only

The output capacitor  $C_{VDDC}$  is mandatory to ensure a proper regulator functionality.



**Figure 7 Module Block Diagram of VDDC Voltage Regulator**

## Power Management Unit (PMU)


### 5.3.3 External Voltage Regulator 5.0V (VDDEXT)

This module represents the 5 V voltage regulator, which serves as a supply for external circuits. It can be used e.g. to supply an external sensor, LEDs or potentiometers.


#### Features

- Switchable (by software) 5 V low-drop voltage regulator
- Switch-on undervoltage blanking time in order to drive small capacitive loads
- Intrinsic current limitation
- Undervoltage monitoring and shutdown with MCU signalling (Interrupt)
- Overtemperature Shutdown with MCU signalling (Interrupt)
- Resistive discharge path at the output if the regulator is off
- Cyclic sense option together with GPIOs
- Low current mode available to ensure reduced stop mode current consumption. In this mode current capability is reduced to  $I_{VDDEXT\_LCM}$

The output capacitor  $C_{VDDEXT}$  is mandatory to ensure a proper regulator functionality.



**Figure 8 Module Block Diagram**

**Power Management Unit (PMU)****5.3.4 Power-on Reset Concept****Figure 9 Power-on Reset Concept**

---

**System Control Unit - Digital Modules (SCU-DM)**

## 6       **System Control Unit - Digital Modules (SCU-DM)**

### 6.1       **Features**


- Flexible clock configuration features
- Reset management of all system resets
- System modes control for all power modes (active, power down, sleep)
- Interrupt enabling for many system peripherals
- General purpose input output control
- Debug mode control of system peripherals

### 6.2       **Introduction**

The System Control Unit (SCU) supports all central control tasks in the TLE9851QXW. The SCU is made up of the following sub-modules:

- Clock System and Control (CGU)
- Reset Control (RCU)
- Power Management (PCU)
- Interrupt Management (ICU)
- General Port Control
- Flexible Peripheral Management
- Module Suspend Control
- Watchdog Timer (WDT)
- Error Detection and Correction in Data Memory
- Miscellaneous Control
- Register Mapping

---

**System Control Unit - Digital Modules (SCU-DM)**
**6.2.1 Block Diagram**

**Figure 10 System Control Unit - Digital Modules Block Diagram**
**IO description of SCU\_DM:**

- CGU:
  - $f_{sys}$ ; system clock
  - LP\_CLK; low-power backup clock
- RCU:
  - 1V5DidPOR; Undervoltage reset of power down supply
  - PMU\_PIN; Reset generated by reset pin
  - PMU\_ExtWDT; WDT1 reset
  - PMU\_IntWDT; WDT (SCU) reset

---

**System Control Unit - Digital Modules (SCU-DM)**

- PMU\_SOFT; Software reset
- PMU\_Wake; Stop Mode exit with reset
- Reset\_Type\_3; Peripheral reset (contains all resets)
- Reset\_Type\_4; Peripheral reset (without SOFT and WDT reset)
- Port Control:
  - P0\_POCOnY.PDMx; driver strength control
  - P1\_POCOnY.PDMx; driver strength control
- MISC:
  - MODPISELx; Mode selection registers for UART (source selection) and Timer (trigger or count selection)
- WDT (Watchdog Timer in SCU-DM):  $f_{SYS}$ ; System clock

---

**System Control Unit - Digital Modules (SCU-DM)**

## 6.3 Clock Generation Unit

The Clock Generation Unit (CGU) provides a flexible clock generation for TLE9851QXW. During user program execution the frequency can be programmed for an optimal ratio between performance and power consumption. Therefore the power consumption can be adapted to the actual application state.

The CGU in the TLE9851QXW consists of one oscillator circuit (OSC\_HP), a Phase-Locked Loop (PLL) module including an internal oscillator (OSC\_PLL) and a Clock Control Unit (CCU). The CGU can convert a low-frequency input/external clock signal to a high-frequency internal clock.

The system clock  $f_{\text{SYS}}$  is generated out of the following selectable clocks:

- PLL clock output  $f_{\text{PLL}}$
- Direct clock from oscillator OSC\_HP  $f_{\text{osc}}$
- Direct output of internal Oscillator  $f_{\text{INTOSC}}$
- Low precision clock  $f_{\text{LP\_CLK}}$  (HW-enabled for startup after reset and during power-down wake-up sequence)

The following sections describe the different parts of the CGU.

### 6.3.1 Low Precision Clock

The clock source LP\_CLK is a low-precision RC oscillator (LP-OSC, see  $f_{\text{LP\_CLK}}$ ) that is enabled by hardware as an independent clock source for the TLE9851QXW startup after reset and during the power-down wake-up sequence. There is no user configuration possible on  $f_{\text{LP\_CLK}}$ .

### 6.3.2 High Precision Oscillator Circuit (OSC\_HP)

The high precision oscillator circuit, designed to work with both an external crystal oscillator or an external stable clock source, consists of an inverting amplifier with XTAL1 as input, and XTAL2 as output.

**Figure 11** shows the recommended external circuitries for both operating modes, External Crystal Mode and External Input Clock Mode.

#### 6.3.2.1 External Input Clock Mode

When supplying the clock signal directly, not using an external crystal and bypassing the oscillator, the input frequency needs to be equal to or greater than 4 MHz if the PLL VCO part is used.

When using an external clock signal it must be connected to XTAL1. XTAL2 is left open (unconnected).


#### 6.3.2.2 External Crystal Mode

When using an external crystal, its frequency can be within the range of 4 MHz to 16 MHz. An external oscillator load circuitry must be used, connected to both pins, XTAL1 and XTAL2. It consists normally of the two load capacitances C1 and C2, for some crystals a series damping resistor might be necessary. The exact values and related operating range are dependent on the crystal and have to be determined and optimized together with the crystal vendor using the negative resistance method. As starting point for the evaluation, the following load cap values may be used:

**Table 4 External CAP Capacitors**

Fundamental Mode Crystal Frequency (approx., MHz)	Load Caps $C_1, C_2$ (pF)
4	33
8	18
12	12
16	10


## System Control Unit - Digital Modules (SCU-DM)

**Figure 11 TLE9851QXW External Circuitry for the OSC\_HP**

## System Control Unit - Digital Modules (SCU-DM)

### 6.3.3 Clock Control Unit

The Clock Control Unit (CCU) receives the clock from the PLL  $f_{PLL}$ , the external input clock  $f_{OSC}$ , the internal input clock  $f_{INTOSC}$ , or the low-precision input clock  $f_{LP\_CLK}$ . The system frequency is derived from one of these clock sources.



**Figure 12 Clock Inputs to Clock Control Unit**

The CCU generates all necessary clock signals within the microcontroller from the system clock. It consists of:

- Clock slow down circuitry
- Centralized enable/disable circuit for clock control

In normal running mode, the main module frequencies (synchronous unless otherwise stated) are as follows:

- System frequency,  $f_{sys}$  = up to 40 MHz (measurement interface clock MI\_CLK is derived from this clock)
- CPU clock (CCLK, SCLK) = up to 40 MHz (divide-down of NVM access clock)
- NVM access clock (NVMACCCLK) = up to 40 MHz
- Peripheral clock (PCLK, PCLK2, NVMCLK) = up to 40 MHz (equals CPU clock; must be same or higher)


Some peripherals are clocked by PCLK, others clocked by PCLK2 and the NVM is clocked by both NVMCLK and NVMACCCLK. During normal running mode, PCLK = PCLK2 = NVMCLK = CCLK. On wake-up from power-down mode, PCLK2 is restored similarly like NVMCLK, whereas PCLK is restored only after PLL is locked.

For optimized NVM access (read/write) with reduced wait state(s) and with respect to system requirements on CPU operational frequency, bit field NVMCLKFAC is provided for setting the frequency factor between the NVM access clock NVMACCCLK and the CPU clock CCLK.

For the slow down mode, the operating frequency is reduced using the slow down circuitry with clock divider setting at the bit field CLKREL. Bit field CLKREL is only effective when slow down mode is enabled via SFR bit PMCON0.SD bit. Note that the slow down setting of bit field CLKREL correspondingly reduces the NVMACCCLK clock. Slow down setting does not influence the erase and write cycles for the NVM.

**Peripherals UART1, UART2, T2 and T21 are not influenced by CLKREL and either not by NVMCLKFAC, to allow functional LIN communication in slow down mode.**

## System Control Unit - Digital Modules (SCU-DM)

Figure 13 Clock Generation from  $f_{sys}$ ; CLKOUT Generation

## System Control Unit - Power Modules (SCU-PM)

# 7 System Control Unit - Power Modules (SCU-PM)


## 7.1 Features

- Clock Watchdog Unit (CWU): supervision of all power modules relevant clocks with NMI signalling.
- Interrupt Control Unit (ICU): all system relevant interrupt flags and status flags.
- Power Control Unit (PCU): takes over control when device enters and exits Sleep and Stop Mode.
- External Watchdog (WDT1): independent system watchdog to monitor system activity

## 7.2 Introduction

### 7.2.1 Block Diagram

The System Control Unit of the power modules consists of the sub-modules in the figure shown below:



**Figure 14 Block diagram of System Control Unit - Power Modules**

### IO description of SCU\_PM:

- CWU:
  - check of  $f_{sys}$  = system frequency: output of PLL
  - check of MI\_CLK = measurement interface clock (analog clock): derived out of  $f_{sys}$  by division factors 1/2/3/4
  - check of TFILT\_CLK = clock used for digital filters: derived out of  $f_{sys}$  by configurable division factors

---

**System Control Unit - Power Modules (SCU-PM)**

- ICU:
  - PREWARN\_SUP\_NMI = generation of Prewarn-Supply NMI
  - PREWARN\_CLK\_INT = generation of Prewarn-Clock Watchdog NMI
  - INT = generation of MISC interrupts

---

**Arm® Cortex®-M0 Core**

## 8        **Arm® Cortex®-M0 Core**

### 8.1        **Features**

The key features of the Arm® Cortex®-M0 implemented are listed below.

#### **Processor Core. A low gate count core, with low latency interrupt processing:**

- Thumb® + Thumb-2® Instruction Set
- Banked stack pointer (SP) only
- Handler and thread modes
- Thumb and debug states
- Interruptible-continued instructions LDM/STM, Push/Pop for low interrupt latency
- Automatic processor state saving and restoration for low latency Interrupt Service Routine (ISR) entry and exit
- Arm® architecture v6-M Style
- Arm®v6 unaligned accesses
- Systick (typ. 1ms)

#### **Nested Vectored Interrupt Controller (NVIC) closely integrated with the processor core to achieve low latency interrupt processing:**

- External interrupts, configurable from 1 to 24
- 7 interrupt priority registers for levels from 0 up to 192 in steps of 64
- Dynamic reprioritization of interrupts
- Priority grouping. This enables selection of pre-empting interrupt levels and non pre-empting interrupt levels
- Support for tail-chaining and late arrival of interrupts. This enables back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

#### **Bus interfaces**

- Advanced High-performance Bus-Lite (AHB-Lite) interfaces


### 8.2        **Introduction**

The Arm® Cortex®-M0 processor is a leading 32-bit processor and provides a high-performance and cost-optimized platform for a broad range of applications including microcontrollers, automotive body systems and industrial control systems. Like the other Arm® Cortex® family processors, the Arm® Cortex®-M0 processor implements the Thumb®-2 instruction set architecture. With the optimized feature set the Arm® Cortex®-M0 delivers 32-bit performance in an application space that is usually associated with 8- and 16-bit microcontrollers.

#### 8.2.1        **Block Diagram**

**Figure 15** shows the functional blocks of the Arm® Cortex®-M0.

## Arm® Cortex®-M0 Core

**Figure 15** Arm® Cortex®-M0 Block Diagram


## Address Space Organization

### 9 Address Space Organization

The TLE9851QXW manipulates operands in the following memory spaces:

- 64 KB of Flash memory in code space
- 24 KB Boot ROM memory in code space (used for boot code and IP storage)
- 4 KB RAM memory in Arm® Cortex®-M0 code region (RAM can be fetched, read/written as program memory)
- Special function registers (SFRs) in peripheral linear address space

The on-chip memory modules available in the TLE9851QXW are:



**Figure 16 TLE9851QXW Memory Map**

---

**Memory Control Unit****10 Memory Control Unit****10.1 Features**


- Provides Memory access to ROM, RAM, NVM, Config Sector through AHB-Lite Interface
- MBIST for RAM
- MBIST for ROM
- NVM Configuration with Special Function Registers through AHB-Lite Interface
- Hardware Memory Protection Logic
- Stack overflow detection

**10.2 Introduction****10.2.1 Block Diagram**

The Memory Control Unit (MCU) is divided in the following sub-modules:

- NVM Memory module (embedded Flash Memory)
- RAM memory module
- BootROM memory module
- Memory protection Unit (MPU) module

## Memory Control Unit



**Figure 17 Memory Control Unit Block View**

### Functional Features for RAM

- 4 KB RAM
- Error correction code (ECC) for detection of single bit and double bit errors and dynamic correction of single bit errors
- Single byte access

---

## Memory Control Unit

### 10.3 NVM Module (Flash Memory)

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data.

#### Features

- In-System Programming via LIN (Flash mode) and SWD
- Error Correction Code (ECC) for detection of single Bit and double Bit errors and dynamic correction of single Bit errors on Data Block (Double words, 64 bits).
- Interrupt and signaling of double bit error by NMI, address of double bit error readable by FW API user routine
- Possibility of checking single bit error occurrence by ROM routines
- Program width of 128 Byte (page)
- Minimum erase width of 128 Byte (page)
- Integrated hardware support for EEPROM emulation
- 8 Byte read access
- Physical read access time: max. 75 ns
- Code read access acceleration integrated (read buffer)
- Page program time: typ. 3 ms
- Page erase (128 bytes) and sector erase (4K bytes) time: typ. 4 ms
- 4 individual protection passwords for NVM customer BSL region, code region, data linear region, and data mapped region
- Security option to protect read out via debug interface in application run mode
- Write/erase access to 100TP (e.g. option bytes) is possible via the debug interface

*Note:*      *The user has to ensure that no flash operations which change the content of the flash get interrupted at any time.*

The clock for the NVM is supplied with the system frequency  $f_{sys}$ . Integrated firmware routines are provided to ease NVM, and other operations including EEPROM emulation.

---

**Interrupt System**

## 11      Interrupt System

### 11.1    Features

- 23 interrupt nodes for on-chip peripherals
- 8 NMI nodes for critical system events
- Maximum flexibility (resp. priority and node grouping) for all interrupt nodes

### 11.2    Introduction

#### 11.2.1   Overview

The TLE9851QXW supports 24 interrupt vectors with 4 priority levels. 21 of these interrupt vectors are assigned to the on-chip peripherals: GPT12, SSC1, SSC2, CCU6, High-Side Switch, WAKEUP, Bridge Driver, Charge Pump, Differential Unit, Math Divider, GPIOs, MONs, CSA and A/D Converter are each assigned to one dedicated interrupt vector; while UART1 and Timer2 or UART2, External Interrupt 2 and Timer21 share interrupt vectors. Two vectors are dedicated for External Interrupt 0 and 1.

**Table 5    Interrupt Vector Table**

Service Request	Node ID	Description
GPT1	0	GPTimer 1 Interrupt
GPT2	1	GPTimer 2 Interrupt
MU	2	MU interrupt / ADC2, VBG interrupt
ADC1	3	ADC10 Bit interrupt
CCU0	4	CCU6 node 0 interrupt
CCU1	5	CCU6 node 1 interrupt
CCU2	6	CCU6 node 2 interrupt
CCU3	7	CCU6 node 3 interrupt
SSC1	8	SSC1 interrupt (receive, transmit, error)
SSC2	9	SSC2 interrupt (receive, transmit, error)
UART1	10	UART1 interrupt (receive, transmit), Timer2, LIN sync, LIN
UART2	11	UART2 interrupt (receive, transmit), Timer21, External Interrupt (EINT2)
EXINT0	12	External interrupt (EINT0), wake-up
EXINT1	13	External interrupt (EINT1)
WAKEUP	14	Wake-up interrupt (generated by a wake-up event)
Math Div	15	Hardware Divider Unit Interrupt
rfu	16	Reserved for future use
CP	17	Charge Pump
BDRV	18	Bridge Driver

---

**Interrupt System**
**Table 5      Interrupt Vector Table (cont'd)**

<b>Service Request</b>	<b>Node ID</b>	<b>Description</b>
HS	19	High Side Interrupt
CSA	20	Current Sense Amplifier Overcurrent Measurement
DU	21	Differential Unit - DPP1
MONx	22	MONx Interrupt
Port 2.x	23	Port 2.x - DPP1

**Table 6      NMI Interrupt Table**

<b>Service Request</b>	<b>Node</b>	<b>Description</b>
Watchdog Timer NMI	NMI	Watchdog Timer overflow
MI_CLK Watchdog Timer NMI	NMI	MI_CLK Watchdog Timer Overflow
PLL NMI	NMI	PLL Loss-of-Lock
Overtemperature NMI	NMI	System Overtemperature
Oscillator Watchdog NMI	NMI	Oscillator Watchdog
NVM Map Error NMI	NMI	NVM Map Error
ECC Error NMI	NMI	RAM / NVM Uncorrectable ECC Error
Supply Prewarning NMI	NMI	Supply Prewarning
Stack overflow	NMI	Stack Overflow

## Math Divider Module

# 12 Math Divider Module

## 12.1 Features

The MATH Coprocessor includes the following features:


- Divide function with operand pre-processing and result post-processing
- AHB-Interface supports Byte/half word/ word Register access
- Supports fast execution kernel clock faster than interface clock

## 12.2 Introduction

The MATH Coprocessor (MATH) module supports the CPU in math-intensive computations with a Divider Unit (DIV) for signed and unsigned 32-bit division operations.

## 12.3 Block Diagram

**Figure 18** shows a block diagram of the MATH Coprocessor.



**Figure 18** MATH Coprocessor Block Diagram

---

**Watchdog Timer (WDT1)**

## 13 Watchdog Timer (WDT1)

### 13.1 Features

In Active Mode, the WDT1 acts as a windowed watchdog timer, which provides a highly reliable and safe way to recover from software or hardware failures.

The WDT1 is always enabled in Active Mode. In Sleep Mode, Stop Mode and Debug Mode the WDT1 is disabled.


#### Functional Features

- Watchdog Timer is operating with a from the system clock ( $f_{SYS}$ ) independent clock source ( $f_{LP\_CLK}$ )
- Windowed Watchdog Timer with programmable timing (16, 32, 48, ..., 1008ms period) in Active Mode
- Long open window (200 ms) after power-up, reset, wake-up
- Short open window (30 ms) to facilitate Flash programming
- System safety shutdown to Sleep Mode after 5 missed WDT1 services
- Watchdog is disabled in Debug Mode
- Watchdog cannot be deactivated in Normal Mode
- Watchdog reset is stored in reset status register

## Watchdog Timer (WDT1)

### 13.2 Introduction

The behavior of the Watchdog Timer in Active Mode is depicted in [Figure 19](#).



**Figure 19** Watchdog Timer Behavior

---

**GPIO Ports and Peripheral I/O**

## 14      GPIO Ports and Peripheral I/O

The TLE9851QXW has 15 port pins organized into three parallel ports: Port 0 (P0), Port 1 (P1) and Port 2 (P2). Each port pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. P0 and P1 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. On Port 2 (P2) analog inputs are shared with general purpose input.

### 14.1      Features

- 10 GPIOs and 5 analog inputs.
- Strong pull-up at Reset-pin and Hall-inputs (except P2.x)

#### Bidirectional Port Features (P0, P1)

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Configurable drive strength
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Possible readback of pin status when GPIO is configured as output (short detection)
- Alternate input/output for on-chip peripherals

#### Analog Port Features (P2)


- Configurable pull-up/pull-down devices
- Transfer of data through digital inputs
- Alternate inputs for on-chip peripherals

## GPIO Ports and Peripheral I/O

### 14.2 Introduction

#### 14.2.1 Port 0 and Port 1

**Figure 20** shows the block diagram of an TLE9851QXW bidirectional port pin. Each port pin is equipped with a number of control and data bits, thus enabling very flexible usage of the pin.




**Figure 20 General Structure of Bidirectional Port**

## GPIO Ports and Peripheral I/O

### 14.2.2 Port 2

**Figure 21** shows the structure of an input-only port pin. Each P2 pin can only function in input mode. Register P2\_DIR is provided to enable or disable the input driver. When the input driver is enabled, the actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt-Trigger device and can be read via the register P2\_DATA. Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register P2\_PUDSEL selects whether a pull-up or the pull-down device is activated while register P2\_PUDEN enables or disables the pull device. The analog input (AnalogIn) bypasses the digital circuitry and Schmitt-Trigger device for direct feed-through to the ADC input channel.



**Figure 21 General Structure of Input Port**

### 14.3 Functional Description

An overview of the available alternate functions of the GPIOs is provided in [Chapter 14.3.1](#).

---

**GPIO Ports and Peripheral I/O**

### 14.3.1 Alternate Functions

The following chapters describe the Portx.y mapping to their alternate functions.

#### 14.3.1.1 Port 0 Functions

Port 0 alternate function mapping according **Table 7**

**Table 7 Port 0 Input/Output Functions**

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.0	Input	GPI	P0_DATA.P0	
		INP1	T12HR_0	CCU6
		INP2	T4INA	GPT12
		INP3	T2_0	Timer 2
		INP4	SWD_CLK	SWD
		INP5	EXINT2_3	SCU
	Output	GPO	P0_DATA.P0	
		ALT1	T3OUT_0	GPT12
		ALT2	EXF21_0	Timer 21
		ALT3	UART2_RXDO	UART2
P0.1	Input	GPI	P0_DATA.P1	
		INP1	T13HR_0	CCU6
		INP2	UART1_RXD	UART1
		INP3	T2EX_1	Timer 2
		INP4	T21_0	Timer 21
		INP5	EXINT0_3	SCU
		INP6	T4INC	GPT12
		INP7	CAPINA	GPT12
		INP8	SSC12_S_SCK_0	SSC1/2
		INP9	CC62_0	CCU6
	Output	GPO	P0_DATA.P1	
		ALT1	T6OUT_0	GPT12
		ALT2	CC62_0	CCU6
		ALT3	SSC12_M_SCK	SSC1/2

**GPIO Ports and Peripheral I/O****Table 7 Port 0 Input/Output Functions (cont'd)**

<b>Port Pin</b>	<b>Input/Output</b>	<b>Select</b>	<b>Connected Signal(s)</b>	<b>From/to Module</b>
P0.2	Input	GPI	P0_DATA.P2	
		INP1	T2EUDA	GPT12
		INP2	CTRAP_0	CCU6
		INP3	SSC12_M_MRST_0	SSC1/2
		INP4	T21EX_0	Timer 21
		INP5	EXINT1_3	SCU
	Output	GPO	P0_DATA.P2	
		ALT1	SSC12_S_MRST	SSC1/2
		ALT2	UART1_TXD	UART1
		ALT3	EXF2_0	Timer 2
P0.3	Input	GPI	P0_DATA.P3	
		INP1	SSC1_S_SCK	SSC1
		INP2	T4EUDA	GPT12
		INP3	CAPINB	GPT12
		INP4	EXINT1_2	SCU
		INP5	T3EUDD	GPT12
		INP6	CCPOS0_1	CCU6
	Output	GPO	P0_DATA.P3	
		ALT1	SSC1_M_SCK	SSC1
		ALT2	T6OFL	GPT12
		ALT3	T6OUT_1	GPT12
P0.4	Input	GPI	P0_DATA.P4	
		INP1	SSC1_S_MTSR	SSC1
		INP2	CC60_0	CCU6
		INP3	T21_2	Timer 21
		INP4	EXINT2_2	SCU
		INP5	T3EUDA	GPT12
		INP6	CCPOS1_1	CCU6
	Output	GPO	P0_DATA.P4	
		ALT1	SSC1_M_MTSR	SSC1
		ALT2	CC60_0	CCU6
		ALT3	CLKOUT_0	SCU

**GPIO Ports and Peripheral I/O****Table 7 Port 0 Input/Output Functions (cont'd)**

<b>Port Pin</b>	<b>Input/Output</b>	<b>Select</b>	<b>Connected Signal(s)</b>	<b>From/to Module</b>
P0.5	Input	GPI	P0_DATA.P5	
		INP1	SSC1_M_MRST	SSC1
		INP2	EXINT0_0	SCU
		INP3	T21EX_2	Timer 21
		INP4	T5INA	GPT12
		INP5	CCPOS2_1	CCU6
	Output	GPO	P0_DATA.P5	
		ALT1	SSC1_S_MRST	SSC1
		ALT2	COUT60_0	CCU6
		ALT3	LIN_RXD	LIN

**GPIO Ports and Peripheral I/O****14.3.1.2 Port 1 Functions**

Port 1 alternate function mapping according **Table 8**

**Table 8 Port 1 Input / Output Functions**

<b>Port Pin</b>	<b>Input/Output</b>	<b>Select</b>	<b>Connected Signal(s)</b>	<b>From/to Module</b>
P1.0	Input	GPI	P1_DATA.P0	
		INP1	T3INC	GPT12
		INP2	CC61_0	CCU6
		INP3	SSC2_S_SCK	SSC2
		INP4	T4EUDB	GPT12
	Output	GPO	P1_DATA.P0	
		ALT1	SSC2_M_SCK	SSC2
		ALT2	CC61_0	CCU6
		ALT3	UART2_TXD	UART2
P1.1	Input	GPI	P1_DATA.P1	
		INP1	T6EUDA	GPT12
		INP2	T5INB	GPT12
		INP3	T3EUDC	GPT12
		INP4	SSC2_S_MTSR	SSC2
		INP5	T21EX_3	Timer 21
		INP6	UART2_RXD	UART2
	Output	GPO	P1_DATA.P1	
		ALT1	SSC2_M_MTSR	SSC2
		ALT2	COUT61_0	CCU6
		ALT3	EXF21_1	Timer 21
P1.2	Input	GPI	P1_DATA.P2	
		INP1	EXINT0_1	SCU
		INP2	T21_1	Timer 21
		INP3	T2INA	GPT12
		INP4	SSC2_M_MRST	SSC2
		INP5	CCPOS2_2	CCU6
	Output	GPO	P1_DATA.P2	
		ALT1	SSC2_S_MRST	SSC2
		ALT2	COUT63_0	CCU6
		ALT3	T3OUT_1	GPT12

**GPIO Ports and Peripheral I/O****Table 8 Port 1 Input / Output Functions (cont'd)**

<b>Port Pin</b>	<b>Input/Output</b>	<b>Select</b>	<b>Connected Signal(s)</b>	<b>From/to Module</b>
P1.4	Input	GPI	P1_DATA.P4	
		INP1	EXINT2_1	SCU
		INP2	T21EX_1	Timer 21
		INP3	T2INB	GPT12
		INP4	T5EUDA	GPT12
		INP5	SSC12_S_MTSR_0	SSC1/2
	Output	INP6	CCPOS1_2	CCU6
		GPO	P1_DATA.P4	
		ALT1	CLKOUT_1	SCU
		ALT2	COUT62_0	CCU6
		ALT3	SSC12_M_MTSR	SSC1/2

---

GPIO Ports and Peripheral I/O**14.3.1.3 Port 2 Functions**

Port 2 alternate function mapping according **Table 9**

**Table 9 Port 2 Input Functions**

<b>Port Pin</b>	<b>Input/Output</b>	<b>Select</b>	<b>Connected Signal(s)</b>	<b>From/to Module</b>
P2.0	Input	GPI	P2_DATA.P0	
		INP1	EXINT1_1	SCU
		INP2	CCPOS0_2	CCU6
		INP3	T5EUDB	GPT12
		INP4	T13HR_2	CCU6
		ANALOG	AN0	ADC
		IN	XTAL (in) <sup>1)</sup>	XTAL
P2.1	Input	GPI	P2_DATA.P1	
		INP1	CCPOS0_0	CCU6
		INP2	EXINT1_0	SCU
		INP3	T12HR_1	CCU6
		INP4	CC61_1	CCU6
		INP5	T4EUDD	GPT12
		INP6	T2EX_3	Timer2
		INP7	LIN_TXD	LIN
		INP8	SSC12_S_SCK_1	SSC1/2
		ANALOG	AN1	ADC
P2.2	Input / Output	GPI	P2_DATA.P2	
		INP1	T6EUDB	GPT12
		INP2	T2EX_0	Timer 2
		INP3	T12HR_2	CCU6
		INP4	CTRAP_2	CCU6
		ANALOG	AN2	ADC
		OUT	XTAL (out) <sup>1)</sup>	XTAL

**GPIO Ports and Peripheral I/O****Table 9 Port 2 Input Functions (cont'd)**

<b>Port Pin</b>	<b>Input/Output</b>	<b>Select</b>	<b>Connected Signal(s)</b>	<b>From/to Module</b>
P2.3	Input	GPI	P2_DATA.P3	
		INP1	CCPOS1_0	CCU6
		INP2	EXINT0_2	SCU
		INP3	CTRAP_1	CCU6
		INP4	T3IND	GPT12
		INP5	CC60_1	CCU6
		INP6	T2EUDB	GPT12
		INP7	T2_2	Timer2
		INP8	T2EX_2	Timer2
		INP9	SSC12_S_MTSR_1	SSC1/2
		ANALOG	AN3	ADC
P2.7	Input	GPI	P2_DATA.P7	
		INP1	CCPOS2_0	CCU6
		INP2	EXINT2_0	SCU
		INP3	T13HR_1	CCU6
		INP4	CC62_1	CCU6
		INP5	T3EUDB	GPT12
		INP6	T4EUDC	GPT12
		INP7	T2_1	Timer2
		INP8	SSC12_M_MRST_1	SSC1/2
		ANALOG	AN7	ADC

1) configurable by user

---

**General Purpose Timer Units (GPT12)**

## 15 General Purpose Timer Units (GPT12)

### 15.1 Features

#### 15.1.1 Features Block GPT1

The following list summarizes the supported features:

- $f_{\text{GPT}}/4$  maximum resolution
- 3 independent timers/counters
- Timers/counters can be concatenated
- 4 operating modes:
  - Timer Mode
  - Gated Timer Mode
  - Counter Mode
  - Incremental Interface Mode
- Reload and Capture functionality
- Shared interrupt: Node 0

#### 15.1.2 Features Block GPT2

The following list summarizes the supported features:

- $f_{\text{GPT}}/2$  maximum resolution
- 2 independent timers/counters
- Timers/counters can be concatenated
- 3 operating modes:
  - Timer Mode
  - Gated Timer Mode
  - Counter Mode
- Extended capture/reload functions via 16-bit capture/reload register CAPREL
- Shared interrupt: Node 1

### 15.2 Introduction

The General Purpose Timer Unit blocks GPT1 and GPT2 have very flexible multifunctional timer structures which may be used for timing, event counting, pulse width measurement, pulse generation, frequency multiplication, and other purposes.

They incorporate five 16-bit timers that are grouped into the two timer blocks GPT1 and GPT2. Each timer in each block may operate independently in a number of different modes such as Gated timer or Counter Mode, or may be concatenated with another timer of the same block.

Each block has alternate input/output functions and specific interrupts associated with it. Input signals can be selected from several sources by register PISEL.

The GPT module is clocked with clock  $f_{\text{GPT}}$ .  $f_{\text{GPT}}$  is a clock derived from  $f_{\text{sys}}$ .

## General Purpose Timer Units (GPT12)

### 15.2.1 Block Diagram GPT1

**Block GPT1** contains three timers/counters: The core timer T3 and the two auxiliary timers T2 and T4. The maximum resolution is  $f_{\text{GPT}}/4$ . The auxiliary timers of GPT1 may optionally be configured as reload or capture registers for the core timer.




Figure 22 GPT1 Block Diagram ( $n = 2 \dots 5$ )

## General Purpose Timer Units (GPT12)

### 15.2.2 Block Diagram GPT2

**Block GPT2** contains two timers/counters: The core timer T6 and the auxiliary timer T5. The maximum resolution is  $f_{\text{GPT}}/2$ . An additional Capture/Reload register (CAPREL) supports capture and reload operation with extended functionality.




Figure 23 GPT2 Block Diagram

---

**Timer2 and Timer21****16      Timer2 and Timer21****16.1      Features**

- 16-bit auto-reload mode
  - selectable up or down counting
- One channel 16-bit capture mode
- Baud-rate generator for U(S)ART

**16.2      Introduction**

Two functionally identical timers are implemented: Timer 2 and 21. The description refers to Timer 2 only, but applies to Timer 21 as well.

The timer modules are general purpose 16-bit timer. Timer 2 can function as a timer or counter in each of its modes. As a timer, it counts with an input clock of  $f_{sys}/12$  (if prescaler is disabled). As a counter, Timer 2 counts 1-to-0 transitions on pin T2. In the counter mode, the maximum resolution for the count is  $f_{sys}/24$  (if prescaler is disabled).

**Timer2 and Timer21****16.2.1 Timer2 and Timer21 Modes Overview****Table 10 Port Registers**

<b>Mode</b>	<b>Description</b>
<b>Auto-reload</b>	<p><b>Up/Down Count Disabled</b></p> <ul style="list-style-type: none"> <li>• Count up only</li> <li>• Start counting from 16-Bit reload value, overflow at <math>\text{FFFF}_H</math></li> <li>• Reload event configurable for trigger by overflow condition only, or by negative/positive edge at input pin T2EX as well</li> <li>• Programmable reload value in register RC2</li> <li>• Interrupt is generated with reload events.</li> </ul>
<b>Auto-reload</b>	<p><b>Up/Down Count Enabled</b></p> <ul style="list-style-type: none"> <li>• Count up or down, direction determined by level at input pin T2EX</li> <li>• No interrupt is generated</li> <li>• Count up <ul style="list-style-type: none"> <li>– Start counting from 16-Bit reload value, overflow at <math>\text{FFFF}_H</math></li> <li>– Reload event triggered by overflow condition</li> <li>– Programmable reload value in register RC2</li> </ul> </li> <li>• Count down <ul style="list-style-type: none"> <li>– Start counting from <math>\text{FFFF}_H</math>, underflow at value defined in register RC2</li> <li>– Reload event triggered by underflow condition</li> <li>– Reload value fixed at <math>\text{FFFF}_H</math></li> </ul> </li> </ul>
<b>Channel capture</b>	<ul style="list-style-type: none"> <li>• Count up only</li> <li>• Start counting from <math>0000_H</math>, overflow at <math>\text{FFFF}_H</math></li> <li>• Reload event triggered by overflow condition</li> <li>• Reload value fixed at <math>0000_H</math></li> <li>• Capture event triggered by falling/rising edge at pin T2EX</li> <li>• Captured timer value stored in register RC2</li> <li>• Interrupt is generated with reload or capture event</li> </ul>

---

**Capture/Compare Unit 6 (CCU6)**

## 17 Capture/Compare Unit 6 (CCU6)

### 17.1 Feature Set Overview

This section gives an overview over the different building blocks and their main features.

#### Timer 12 Block Features

- Three capture/compare channels, each channel can be used either as capture or as compare channel
- Generation of a three-phase PWM supported (six outputs, individual signals for High Side and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of T12 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Start can be controlled by external events
- Capability of counting external events
- Multiple interrupt request sources
- Hysteresis-like control mode

#### Timer 13 Block Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Concurrent update of T13 registers
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Single-shot mode supported
- Start can be controlled by external events
- Capability of counting external events

#### Additional Specific Functions

- Block commutation for Brushless DC-drives implemented
- Position detection via Hall-sensor pattern
- Noise filter supported for position input signals
- Automatic rotational speed measurement and commutation control for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage

---

**Capture/Compare Unit 6 (CCU6)**

## 17.2 Introduction

The CCU6 unit is made up of a Timer T12 Block with three capture/compare channels and a Timer T13 Block with one compare channel. The T12 channels can independently generate PWM signals or accept capture triggers, or they can jointly generate control signal patterns to drive AC-motors or inverters.

A rich set of status bits, synchronized updating of parameter values via shadow registers, and flexible generation of interrupt request signals provide means for efficient software-control.

**Note:** *The capture/compare module itself is named CCU6 (capture/compare unit 6). A capture/compare channel inside this module is named CC6x.*

## Capture/Compare Unit 6 (CCU6)

### 17.2.1 Block Diagram

The Timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined (e.g. a channel works in compare mode, whereas another channel works in capture mode). The Timer T13 can work in compare mode only. The multi-channel control unit generates output patterns which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.




Figure 24 CCU6 Block Diagram

## 18        **UART1/2**

### 18.1      **Features**

- Full-duplex asynchronous modes
  - 8-Bit or 9-Bit data frames, LSB first
  - fixed or variable baud rate
- Receive buffered (1 Byte)
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception
- Baud-rate generator with fractional divider for generating a wide range of baud rates, e.g. 9.6kBaud, 19.2kBaud, 115.2kBaud, 125kBaud, 250kBaud, 500kBaud
- Hardware logic for break and sync byte detection
- for UART1: LIN support: connected to timer channel for synchronization to LIN baud rate


In all modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in the modes by the incoming start bit if REN = 1.

The serial interface also provides interrupt requests when transmission or reception of the frames has been completed. The corresponding interrupt request flags are TI or RI, respectively. If the serial interrupt is not used (i.e., serial interrupt not enabled), TI and RI can also be used for polling the serial interface.

### 18.2      **Introduction**

The UART1/2 provide a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. They are also receive-buffered, i.e., they can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, the previous byte will be lost. The serial port receive and transmit registers are both accessed at Special Function Register (SFR) SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

### 18.2.1 Block Diagram



**Figure 25**    **UART Block Diagram**

### 18.3    **UART Modes**

The UART1/2 can be used in four different modes. In mode 0, it operates as an 8-Bit shift register. In mode 1, it operates as an 8-Bit serial port. In modes 2 and 3, it operates as a 9-Bit serial port. The only difference between mode 2 and mode 3 is the baud rate, which is fixed in mode 2 but variable in mode 3. The variable baud rate is set by the underflow rate on the dedicated baud-rate generator.

The different modes are selected by setting bits SM0 and SM1 to their corresponding values, as shown in [Table 11](#).

Mode 1 example: 8 data bits, 1 start bit, 1 stop bit, no parity selection, 16 times oversampled, receive & transmit register double buffered, Tx/Rx IRQ(s).

**Table 11**    **UART Modes**

<b>SM0</b>	<b>SM1</b>	<b>Operating Mode</b>	<b>Baud Rate</b>
0	0	Mode 0: 8-Bit shift register	$f_{sys}/2$
0	1	Mode 1: 8-Bit shift UART	Variable
1	0	Mode 2: 9-Bit shift UART	$f_{sys}/64$ or $f_{sys}/32$
1	1	Mode 3: 9-Bit shift UART	Variable

---

**LIN Transceiver****19 LIN Transceiver****19.1 Features****General Functional Features**

- Compliant to LIN2.2 Standard, backward compatible to LIN1.3, LIN2.0 and LIN 2.1
- Compliant to SAE J2602 (Slew Rate, Receiver hysteresis)

**Special Features**

- Measurement of LIN Master baudrate via Timer 2
- LIN can be used as Input/Output with SFR bits.
- TxD Timeout Feature (optional, on by default)
- Overcurrent limitation and overtemperature protection
- LIN module fully resettable via global enable bit

**Operation Modes Features**

- LIN Sleep Mode (LSLM)
- LIN Receive-Only Mode (LROM)
- LIN Normal Mode (LNM)
- High Voltage Input / Output Mode (LHVIO)

**Slope Modes Features**

- Normal Slope Mode (20 kbit/s)
- Low Slope Mode (10.4 kbit/s)
- Fast Slope Mode (62.5 kbit/s)
- Flash Mode (115 kbit/s, 250 kbit/s)

**Wake-Up Features**

- LIN Bus wake-up

**19.2 Introduction**

The LIN Module is a transceiver for the Local Interconnect Network (LIN) compliant to the LIN2.2 Standard, backward compatible to LIN1.3, LIN2.0 and LIN2.1. It operates as a bus driver between the protocol controller and the physical network. The LIN bus is a single wire, bi-directional bus typically used for in-vehicle networks, using baud rates between 2.4 kBaud and 20 kBaud. Additionally baud rates up to 62.5 kBaud are implemented.

The LIN Module offers several different operation modes, including a LIN Sleep Mode and the LIN Normal Mode. The integrated slope control allows to use several data transmission rates with optimized EMC performance. For data transfer at the end of line, a Flash Mode up to 115 kBaud is implemented. This Flash Mode can be used for data transfer under special conditions for up to 250 kbit/s (in production environment, point-to-point communication with reduced wire length and limited supply voltage).

## LIN Transceiver

## 19.2.1 Block Diagram




Figure 26 LIN Transceiver Block Diagram

## 20 High-Speed Synchronous Serial Interface SSC1/2

### 20.1 Features

- Master and Slave Mode operation
  - Full-duplex or half-duplex operation
- Transmit and receive double buffered
- Flexible data format
  - Programmable number of data bits: 2 to 16 bits
  - Programmable shift direction: Least Significant Bit (LSB) or Most Significant Bit (MSB) shift first
  - Programmable clock polarity: idle low or high state for the shift clock
  - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate, e.g. 250kBaud - 8MBaud
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
  - On a transmitter empty condition
  - On a receiver full condition
  - On an error condition (receive, phase, baud rate, transmit error)
  - On a transfer complete condition
- Port direction selection, see [Chapter 14](#)

### 20.2 Introduction


The High-Speed Synchronous Serial Interface (SSC) supports both full-duplex and half-duplex serial synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-Bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity, and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (MasterTransmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS\_CLK (Master Serial Shift Clock) or input via line SS\_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

---

**High-Speed Synchronous Serial Interface SSC1/2****20.2.1 Block Diagram**

**Figure 27** shows all functional relevant interfaces associated with the SSC Kernel.



**Figure 27 SSC Interface Diagram**

---

**Measurement Unit**

## 21 Measurement Unit

### 21.1 Features

- 1 x 10-bit ADC with 12 inputs
- Supply Voltage Attenuators with attenuation of **VBAT\_SENSE, VS, MONx, P2.x, CSA**.
- 1 x 8-bit ADC with 9 inputs
- Supply Voltage Attenuators with attenuation of **VS, VDDEXT, VSD, VCP, VDDP, VBG, VDDC, T\_SENSE1 (Central Temperature Sensor), T\_SENSE2 (Bridge Driver Charge Pump Temperature Sensor)**.
- Monitoring of PMU bandgap by 8-bit ADC to support functional safety requirements.
- Temperature Sensor to monitor the chip temperature and Bridge Driver Charge Pump temperature.
- Supplement Block with Reference Voltage Generation, Bias Current Generation, Voltage Buffer for NVM Reference Voltage, Voltage Buffer for Analog Module Reference Voltage and Test Interface.

### 21.2 Introduction

The measurement unit is a functional unit that comprises the following associated sub-modules:


**Table 12 Measurement functions and associated modules**

Module Name	Modules	Functions
Central Functions Unit	Bandgap reference circuit + current reference circuit	<p>The bandgap-reference sub-module provides two reference voltages</p> <p>1. an accurate reference voltage for the 10-bit and 8-bit ADCs. A local dedicated bandgap circuit is implemented to avoid deterioration of the reference voltage caused e.g. by crosstalk or ground voltage shift.</p> <p>2. the reference voltage for the NVM module</p>
10-bit ADC (ADC1)	10-bit ADC module with 12 multiplexed analog inputs	VBAT_SENSE, VS and MONx measurement. Five (5V) analog inputs from Port 2.x
8-bit ADC (ADC2)	8-bit ADC module with 9 multiplexed inputs	VS/VDDEXT/VSD/VCP/VDDP/VBG/VDDC/BDrv CP Temperature Sensor and Central Temperature Sensor measurement.
Temperature Sensor	Temperature sensor readout amplifier with two multiplexed $\Delta V_{be}$ -sensing elements	Generates output voltage which is a linear function of the local chip ( $T_j$ ) temperature.
Measurement Core Module	Digital signal processing and ADC control unit	<p>1. Generates the control signal for the 8-bit ADC 2 and the synchronous clock for the switched capacitor circuits (temperature sensor)</p> <p>2. Performs digital signal processing functions and provides status outputs for interrupt generation.</p>

## Measurement Unit

### 21.2.1 Block Diagram

The Structure of the Measurement Functions Module is shown in the following figure.



**Figure 28 Measurement Unit-Overview**

---

**Measurement Core Module (incl. ADC2)**

## 22 Measurement Core Module (incl. ADC2)


### 22.1 Features

- 9 individually programmable channels split into two groups of user configurable and non user configurable
- Individually programmable channel prioritization scheme for measurement unit
- Two independent filter stages with programmable low-pass and time filter characteristics for each channel
- Two channel configurations:
  - Programmable upper- and lower trigger thresholds comprising a fully programmable hysteresis
  - Two individually programmable trigger thresholds with limit hysteresis settings
- Status for all channel thresholds
- Operation down to reset threshold of entire system

### 22.2 Introduction

The basic function of this block is the digital postprocessing of several analog digitized measurement signals by means of filtering, level comparison and interrupt generation. The measurement postprocessing block is built of nine identical channel units attached to the outputs of the 9-channels 8-bit ADC (ADC2). It processes nine channels, where the channel sequence and prioritization is programmable within a wide range.

---

**Measurement Core Module (incl. ADC2)**
**22.2.1 Block Diagram**

**Figure 29    Module Block Diagram**

---

**Analog Digital Converter ADC10B (ADC1)**

## 23      Analog Digital Converter ADC10B (ADC1)

### 23.1      Features

The basic function of this block is the digital postprocessing of several analog digitized measurement signals by means of filtering, level comparison and interrupt generation. The measurement postprocessing block is built of the same number of identical channel units attached to the outputs of the 10-bit ADC. It processes all channels, where the channel sequence and prioritization is programmable within a wide range.

#### Functional Features

- 10 Bit SAR ADC with conversion time of 17 clock cycles
- programmable clock divider for sequencer and ADC
- 12 individually programmable channels:
  - 6 HV Channels: VS, VBAT\_SENSE, MON1...MON4
  - 5 LV Channels: P2.0, P2.1, P2.2, P2.3, P2.7
  - 1 Current-Sense Amplifier Channel
- all channels are fully calibrated; calibration can be enabled/disabled by user
- individually programmable channel prioritization scheme for digital postprocessing (dpp)
- two independent filter stages with programmable low-pass and time filter characteristics for each channel
- two channel configurations:
  - programmable upper- and lower trigger thresholds comprising a fully programmable hysteresis
  - two individually programmable trigger thresholds with limit hysteresis settings
- individually programmable upper threshold and lower threshold interrupts and status for all channel thresholds
- one additional differential channel (MON1-MON2) with postprocessing and interrupt generation
- ADC voltage reference completely integrated


*Note:*      *In case the MONx should be evaluated by the ADC1, it is recommended to add 6.8nF capacitors close to the MONx pin of the device, in order to build an external RC filter to limit the bandwidth of the input signal.*

---

**Analog Digital Converter ADC10B (ADC1)**

## 23.2 Introduction

### 23.2.1 Block Diagram



**Figure 30 Module Block Diagram**

## High-Voltage Monitor Input

# 24 High-Voltage Monitor Input


## 24.1 Features

- Four High-voltage inputs with VS/2 threshold voltage
- Wake capability for system stop mode and system sleep mode
- Edge sensitive wake-up feature configurable for transitions from low to high, high to low or both directions
- MON inputs can also be evaluated with ADC in Active Mode, using adjustable threshold values
- Selectable pull-up and pull-down current sources available

## 24.2 Introduction

This module is dedicated to monitor external voltage levels above or below a specified threshold. Each MON<sub>x</sub> pin can further be used to detect a wake-up event by detecting a level change by crossing the selected threshold. This applies to any power mode. Further more each MON<sub>x</sub> pin can be sampled by the ADC as analog input.

### 24.2.1 Block Diagram



**Figure 31 Monitoring Input Block Diagram**

---

## High-Side Switch

# 25 High-Side Switch

### 25.1 Features

The high-side switch is optimized for driving resistive loads. Only small line inductances are allowed. Typical applications are single or multiple LEDs of a dashboard, switch illumination or other loads that require a high-side switch.

A cyclic switch activation during Sleep Mode or Stop Mode of the system is also available.

#### Functional Features

- Multi purpose high-side switch for resistive load connections (only small line inductances are allowed)
- Overcurrent limitation
- Selectable current capability (25 mA/50 mA/100 mA/150 mA) by adjustable overcurrent detection with automatic shutdown
- Overtemperature detection and automatic shutdown
- Open load detection in on mode with open load current of typ. 1.4 mA
- Interrupt signalling of overcurrent, overtemperature and open load condition
- Cyclic switch activation in Sleep Mode and Stop Mode with cyclic sense support and reduced driver capability: max. 40 mA
- PWM capability up to 25 kHz
- Internal connection to System-PWM Generator (CCU6)
- Slew rate control for low EMI characteristic


#### Applications hints

- The voltage at HSx must not exceed the supply voltage by more than 0.3V to prevent a reverse current from HSx to VS.

## High-Side Switch

### 25.2 Introduction

#### 25.2.1 Block Diagram



**Figure 32** High-Side Module Block Diagram (incl. subblocks)

#### 25.2.2 General

The high-side switch can generally be controlled in three different ways:

- In normal mode the output stage is fully controllable through the **SFR** Registers **HSx\_CTRL**. Protection functions as overcurrent, overtemperature and open load detection are available.
- The PWM Mode can also be enabled by a **HSx\_CTRL - SFR** bit. The PWM configuration has to be done in the corresponding PWM Module. All protection functions are also available in this mode. The maximum PWM frequency must not exceed 25 kHz (disabled slew rate control only).
- The high-side switch provides also the possibility of cyclic switch activation in all low power modes (Sleep Mode and Stop Mode). In this configuration it has limited functionality with limited current capability. Diagnostic functions are not available in this mode.

---

**Bridge Driver (incl. Charge Pump)**

## 26 Bridge Driver (incl. Charge Pump)

### 26.1 Features

The Bridge Driver is intended to drive external normal-level MOSFETs in bridge configuration and provides many diagnostic possibilities to detect faults.

#### Functional Features

- **Flexible control** by SFRs of Bridge Driver module or PWM output signals of CCU6 module
- **Current-driven output stages** to control external n-channel MOSFET gates with flexibly programmable gate current profile
- **Adjustable cross-conduction protection**
- **High-current discharge mode** to reduce dead times and to keep external MOSFETs off during fast transients
- **Passive pull-down mode** to keep external MOSFETs off if the Bridge Driver is disabled
- **Brake mode** with reduced current consumption to statically switch on external MOSFETs
- **Hold mode** with low current consumption to switch on external low-side MOSFETs if the Bridge Driver is disabled
- **Timing measurements** of on/off delays and on/off slope durations
- **Adaptive control mode** with automatic adjustment of gate current values
- **Integrated 2-stage charge pump** for low-voltage operation and statical MOSFET gate control
- **Adjustable voltage monitoring** of Bridge Driver supply voltage (VSD) and charge pump output voltage (VCP)
- **Adjustable short-circuit detection** in on and off state
- **Open-load detection** in off state
- **Overtemperature** detection and shutdown

## Bridge Driver (incl. Charge Pump)

### 26.2 Introduction

#### 26.2.1 Block Diagram




Figure 33 Driver Module Block Diagram (incl. System Connections)

#### 26.2.2 Flexible Control

Each gate driver of the Bridge Driver module can be switched on and off in two different ways:

- **Static Mode:** The gate drivers are statically switched on or off by the Bridge Driver module SFRs.
- **PWM Mode:** The gate drivers are PWM-controlled by the System PWM Module (CCU6). The interconnection from the CCU6 output channels to the gate drivers is set up by the Bridge Driver module SFRs.

In both modes all diagnostic and protection functions (short-circuit, open-load, and overtemperature detection) are available.


## Bridge Driver (incl. Charge Pump)

### 26.2.3 Current-Driven Output Stages

The Bridge Driver output stages generate source and sink currents to charge and discharge the gates of the external n-channel MOSFETs. The gate current values are programmable to vary the slew rate at the bridge output.

#### 26.2.3.1 Overview

**Figure 34** shows an overview of one switching cycle of an external MOSFET.



**Figure 34** Switching cycle

The control input signal sets the gate driver either in charge or discharge mode, i.e. it generates a source current flowing out of the driver to charge the gate of an external MOSFET or a sink current flowing into the driver to discharge the gate of an external MOSFET.

Based on the changes on the drain-to-source voltage of the external MOSFET the charging and discharging phases can each be divided into three subphases.

Subphases of the charging phase:

- pre-charge subphase: the gate of the external MOSFET is pre-charged without change on  $V_{DS}$ ; the external MOSFET is still off
- on slope subphase: the gate of the external MOSFET is further charged while the external MOSFET turns on and generates the on slope at  $V_{DS}$

## Bridge Driver (incl. Charge Pump)


- post-charge subphase: the gate of the external MOSFET is post-charged until the maximum  $V_{GS}$  the gate driver is able to provide; the external MOSFET is on and its  $R_{DS(on)}$  decreases to its minimum value

Subphases of the discharging phase:

- pre-discharge subphase: the gate of the external MOSFET is pre-discharged without significant change on  $V_{DS}$ ; the external MOSFET is still on, but its  $R_{DS(on)}$  increases
- off slope subphase: the gate of the external MOSFET is further discharged while the external MOSFET turns off and generates the off slope at  $V_{DS}$
- post-discharge subphase: the gate of the external MOSFET is post-charged until  $V_{GS}$  is equal to 0V; the external MOSFET is off and is kept off

### 26.2.3.2 Switch-On

**Figure 35** shows the detailed behavior of the gate driver output stage in the switch-on phase and the corresponding electrical characteristic parameters.




**Figure 35** Detailed behavior of the gate driver output stage in the switch-on phase

After an initial turn-on delay time  $t_{dly(on)}$  the gate charge current  $I_{gate}$  rises and after additional  $t_{rise(on)}$  reaches its specified minimum limit  $I_{chgx,min}$  and stays stable until the gate-to-source voltage of the external MOSFET reaches  $V_{GS} = V_{GS(on)}$ . During the slope at the corresponding SHx pin (i.e.  $SR_{on\_SHx} \neq 0$ ) the average gate current deviates less than  $\Delta I_{chg\_avg\_ \%}$  from the original set point  $I_{chgx}$ . The gate of the external MOSFET is further charged to the high-level output voltage of the gate driver  $V_{Gxx}$ . The time from exceeding  $V_{GS} = V_{GS(on)}$  and reaching  $V_{Gxx,min}$  is defined by  $t_{sat(on)}$ .

## Bridge Driver (incl. Charge Pump)

### 26.2.3.3 Switch-Off

**Figure 36** shows the detailed behavior of the gate driver output stage in the switch-off phase and the corresponding electrical characteristic parameters.



**Figure 36 Detailed behavior of the gate driver output stage in the switch-off phase**

After an initial turn-off delay time  $t_{\text{dly}(\text{off})}$  the gate discharge current  $I_{\text{gate}}$  rises and reaches its specified minimum limit  $I_{\text{dischgx,min}}$  after  $t_{\text{rise}(\text{off})}$  and stays stable until the gate-to-source voltage of the external MOSFET reaches  $V_{\text{GS}} = V_{\text{GS}(\text{off})}$ . During the slope at the corresponding SHx pin (i.e.  $SR_{\text{off\_SHx}} \neq 0$ ) the average gate discharge current deviates less than  $\Delta I_{\text{dischg\_avg}\%}$  from the original set point  $I_{\text{dischgx}}$ .


### 26.2.3.4 Control Modes

There are two basic modes to program the gate current set point values of the output stages: constant mode and sequencer mode.

- In constant mode a simple gate current profile is defined by SFRs where the gate charging phase and the gate discharging phase each have two current set point values and one duration value. The second current set point value remains valid until the driver changes from charge mode to discharge mode or vice versa and is intended to statically keep on or off the external MOSFET at a reduced gate current level to be robust against external shorts at the gate pin.


## Bridge Driver (incl. Charge Pump)

- In sequencer mode an advanced gate current profile is defined by SFRs where the gate charging phase and the gate discharging phase each are split into consecutive sub phases with individual current set point values and duration values (see **Figure 37**):
  - For the gate charging phase 5 current set point values ( $i_{x(on)}$ ) and 4 duration values ( $t_{x(on)}$ ) are defined by SFRs.
  - The fifth current setpoint value  $i_{5(on)}$  remains valid until the driver changes to discharge mode. This charge current is intended to statically keep on the external MOSFET (e.g. driving an external  $R_{GS}$ ) at a reduced gate current level to be robust against external gate-to-source shorts.
  - For the gate discharging phase 5 current set point values ( $i_{x(off)}$ ) and 4 duration values ( $t_{x(off)}$ ) are defined by SFRs.
  - The fifth current setpoint value  $i_{5(off)}$  remains valid until the driver changes to charge mode. This discharge current is intended to statically keep off the external MOSFET (e.g. during fast voltage transients or EMI) at a reduced gate current level to be robust against external gate-to-drain shorts.
  - At the transition between two gate current set points the actual gate driver output current settles within  $t_{set(seq)}$  to the new gate current set point (see **Figure 38**).



**Figure 37** Gate current set point values generated by the sequencer

## Bridge Driver (incl. Charge Pump)



**Figure 38** Gate current settling time

### 26.2.4 Adjustable Cross-Conduction Protection

The Bridge Driver protects half bridges of external MOSFETs against cross conduction. After switching off one of the MOSFETs of a half bridge the complementary MOSFET cannot be switched on for an optionally programmable time defined by SFRs.

### 26.2.5 High-Current Discharge Mode

The high-current discharge mode provides a low-ohmic path between the Gx and Sx pins to do a fast discharge of the external MOSFET gate and keep the external MOSFET off during fast voltage transients at its drain or source terminals.

The high-current discharge mode is activated in the following situations:

- in the case of an emergency shutdown after detection of an error condition,
- if the complementary external MOSFET is switched on to avoid cross conduction in the external half bridge.

If the adjustable cross-conduction protection feature is enabled the high-current discharge mode is delayed and activated at the same time than the switch-on control signal of the complementary MOSFET.

### 26.2.6 Passive Pull-Down Mode

If the Bridge Driver module is disabled the passive pull-down mode activates resistors  $R_{GGND}$  between the Gx pins and ground to passively keep discharged the gates of the external MOSFETs. During normal operation these pull-down resistors are switched off.

## Bridge Driver (incl. Charge Pump)

### 26.2.7 Brake Mode

In Brake Mode either both external high-side MOSFETs or both external low-side MOSFETs are statically switched on to short circuit the motor coil to brake the motor or keep it actively blocked during standstill. Since in brake mode no PWM capability is needed the charge pump is set into low-power mode to reduce the current consumption  $I_{VSD\_BK}$  from the VSD pin.

### 26.2.8 Hold Mode


In Hold Mode the external low-side MOSFETs can be switched to an auxiliary gate voltage  $V_{Gxx\_HM}$  to terminate the motor pins in all cases where the Bridge Driver and its charge pump is disabled (including stop mode and sleep mode where the Bridge Driver is disabled by default). This leads to low current consumption  $I_{VSD\_SMHM}$  and  $I_{VSD\_STPMHM}$  from the VSD pin. The Hold Mode is configured by SFRs in the Power Management Unit where the behavior during stop or sleep mode is defined. The configuration includes the channel-individual selection between static and cyclic activation of the Hold mode and programmable timing.

*Note:* In Hold Mode the monitoring and protection of the Bridge Driver is not available.

### 26.2.9 Timing Measurements

The Bridge Driver provides fast comparators with low propagation delay  $t_{cdly}$  at the SHx pins to measure on and off delays  $t_{sdly(on)}$  and  $t_{sdly(off)}$  between changes on the control signals and the corresponding slopes at the SHx pins. Additionally, these comparators are able to measure the on and off slope durations  $t_{sdur(on)}$  and  $t_{sdur(off)}$  at the SHx pins. The measured values are stored in SFRs for further evaluation by software or by the adaptive control mode (see [Chapter 26.2.10](#)).


**Figure 39** shows the thresholds  $V_{SH(high)}$  and  $V_{SH(low)}$  and propagation delay  $t_{cdly}$  of the fast comparators and the measured slope timing parameters  $t_{sdly(on)}$ ,  $t_{sdur(on)}$ ,  $t_{sdly(off)}$ , and  $t_{sdur(off)}$  during PWM actuation of the external low-side MOSFET.



**Figure 39** Comparator thresholds and timing parameters during low-side PWM

## Bridge Driver (incl. Charge Pump)

**Figure 40** shows the thresholds  $V_{SH(high)}$  and  $V_{SH(low)}$  and propagation delay  $t_{cdly}$  of the fast comparators and the measured slope timing parameters  $t_{sdly(on)}$ ,  $t_{sdur(on)}$ ,  $t_{sdly(off)}$ , and  $t_{sdur(off)}$  during PWM actuation of the external high-side MOSFET.



**Figure 40 Comparator thresholds and timing parameters during high-side PWM**

For plausibility checks of the fast comparators and the assigned timing measurement counters there is an additional channel on/off delay measurement counter which can be switched to each channel's control signals and the corresponding drain-to-source voltage monitoring comparator outputs.

### 26.2.10 Adaptive Control Mode

The Bridge Driver provides an optional adaptive control mode if the output stages are controlled by the sequencer mode. The target values for on and off delays are defined by SFRs. In order to reach these target values, the adaptive control algorithm reads the results from the timing measurement and adjusts the current set point of the first gate charging sub phase  $i_{1(on)}$  and the first gate discharging sub phase  $i_{1(off)}$  accordingly.

### 26.2.11 Integrated 2-Stage Charge Pump

The Bridge Driver is supplied by an integrated 2-stage charge pump which provides a stable voltage  $V_{CP}$  above the battery voltage. This enables the Bridge Driver to operate down to low battery voltage values and to statically switch on the external MOSFETs.

The charge pump output voltage is programmable by SFRs. The charge pump frequency is continuously varied between two boundary frequencies defined by SFRs.

---

**Bridge Driver (incl. Charge Pump)****26.2.12 Adjustable Voltage Monitoring**

The supply voltages of the Bridge Driver (VSD and VCP) are monitored by the Measurement Unit. The Bridge Driver including the charge pump can be optionally disabled at undervoltage or overvoltage of the monitored signals.

**26.2.13 Adjustable Short Circuit Detection**

For short circuit detection the drain-to-source comparators of the Bridge Driver are used to compare the voltage drops across the external MOSFETs to the programmable threshold voltage  $V_{DSMONVTH}$ . During transitions from off to on and vice versa the comparator output signals are ignored for a programmable blank time defined by SFRs.

In on state the external MOSFETs are switched off automatically if a stable short-circuit condition is detected for a SFR programmable filter time and an interrupt is generated. It can be selected by SFR if all MOSFETs are switched off or only the one where the short-circuit condition was detected.

In off state the motor phases can be pulled up or pulled down by the diagnostic currents  $I_{PUDiag}$  and  $I_{PDDiag}$ . The drain-to-source comparator output signals can be read by SFRs to check if the motor phase voltages change according to the activated diagnostic currents.

**26.2.14 Open-Load Detection**

For open-load detection in off state the pull-up diagnostic current  $I_{PUDiag}$  of one half bridge and the pull-down diagnostic current  $I_{PDDiag}$  of the other half bridge are activated. The pull-down diagnostic current  $I_{PDDiag}$  is able to overdrive the pull-up diagnostic current  $I_{PUDiag}$  (by  $I_{PDDiag\_OD}$ ). Therefore, in the case of a connected motor, both motor phase voltages are pulled-down. In the case of a disconnected motor, one motor phase voltage is pulled down while the other is pulled up according to the diagnostic current settings. The reaction of the motor phase voltages can be checked by the drain-to-source comparators of the Bridge Driver and their corresponding SFR status bits.

**26.2.15 Overtemperature**

The temperature of the Bridge Driver Charge Pump is monitored by a dedicated temperature sensor of the Measurement Unit for temperature warning signalling and overtemperature shutdown of the Bridge Driver.

---

**Current Sense Amplifier**

## 27 Current Sense Amplifier

### 27.1 Features

#### Main Features

- Programmable gain settings:  $G = 10, 20, 40, 60$
- Differential input voltage:  $\pm 1.5V / G$
- Wide common mode input range  $\pm 2 V$
- Low settling time  $< 1.4 \mu s$

### 27.2 Introduction

The current sense amplifier in [Figure 41](#) can be used to measure near ground differential voltages via the 10-bit ADC. Its gain is digitally programmable through internal control registers.


Linear calibration has to be applied to achieve high gain accuracy, e.g. end-of-line calibration including the shunt resistor.

[Figure 41](#) shows how the current sense amplifier can be used as a low-side current sense amplifier where the motor current is converted to a voltage by means of a shunt resistor  $R_{SH}$ . A differential amplifier input is used in order to eliminate measurement errors due to voltage drop across the stray resistance  $R_{Stray}$  and differences between the external and internal ground. If the voltage at one or both inputs is out of the operating range it has to be taken into account that the input circuit is overloaded and needs a certain specified **recovery time**.


In general, the external low pass filter should provide suppression of EMI.

## Current Sense Amplifier

### 27.2.1 Block Diagram



**Figure 41** Simplified Application Diagram




**Figure 42** Simplified Application Diagram for Softshort Detection

## **Application Information**

## **28 Application Information**

**Note:** *The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.*

## 28.1 Single-Phase Application diagram



**Figure 43 Simplified Application Diagram Example**

**Note:** This is a very simplified example of an application circuit and bill of material. The function must be verified in the actual application.

**Table 13 External Component (BOM)**

<b>Symbol</b>	<b>Function</b>	<b>Component</b>
$C_{VS1}$	Capacitor 1 at VS pin	$22\ \mu F^1)$
$C_{VS2}$	Capacitor 2 at VS pin	$100\ nF^{2/3)}$
$D_{VS}$	Reverse-polarity protection diode	

---

**Application Information**
**Table 13 External Component (BOM) (cont'd)**

<b>Symbol</b>	<b>Function</b>	<b>Component</b>
$C_{VDDEXT1}$	Capacitor 1 at VDDEXT pin	470 nF <sup>3)</sup>
$C_{VDDEXT2}$	Capacitor 2 at VDDEXT pin	470 nF
$C_{VDDC1}$	Capacitor 1 at VDDC pin	100 nF <sup>3)</sup>
$C_{VDDC2}$	Capacitor 2 at VDDC pin	330 nF
$C_{VDDP1}$	Capacitor 1 at VDDP pin	470 nF <sup>3)</sup>
$C_{VDDP2}$	Capacitor 2 at VDDP pin	470 nF
$R_{MONx}$	Resistor at MONx pin	1 kΩ
$C_{MONx}$	Capacitor at MONx pin	10 nF
$R_{VBAT\_SENSE}$	Resistor at VBAT_SENSE pin	1 kΩ
$C_{VBAT\_SENSE}$	Capacitor at VBAT_SENSE pin	10 nF
$C_{LIN}$	Capacitor at LIN pin	220 pF
$R_{HS}$	Resistor at HS pin	160 Ω <sup>4)</sup>
$C_{HS}$	Capacitor at HS pin	6.8 nF or 33 nF (dependant on ESD GUN requirements)
$D_{HS}$	LED	
$R_{VSD}$	Limitation of reverse currents due to transients (-2V, 8ms)	2 Ω
$C_{VSD}$	Filter C for charge pump and driver	1 μF
$C_{CPS1}$	Charge pump flying capacitor 1	220 nF
$C_{CPS2}$	Charge pump flying capacitor 2	220 nF
$C_{VCP}$	Charge pump storage capacitor	470 nF
$R_{VDH}$	Resistor	1 kΩ
$C_{VDH}$	Capacitor	1 nF
$C_{PH}$	DC-link buffer capacitor	220 μF
$R_{Shunt}$	Shunt resistor	5 mΩ
$R_{OPAFILT}$	Resistor	12 Ω
$C_{OPAFILT}$	Capacitor	100 nF
$C_{SH}$	Capacitor	1 nF
$R_{GATE}$	Resistor	optional
$R_{GS}$	Resistor	100 kΩ
$C_{GS}$	Capacitor	4.7 nF (depends on MOSFET $C_{GS}$ )
$L_{PFILT}$	PI filter inductor	
$C_{PFILT}$	PI filter capacitor	10 μF
$R_{SWITCHx}$	Resistor	
$R_{TMS}$	Resistor	

1) to be dimensioned according to application requirements

2) to reduce the effect of fast voltage transients of Vs, these capacitors should be placed close to the device pin

3) ceramic capacitor

4) calculated for 24V (jump start)

---

## Application Information

### 28.2 Connection of unused pins

**Table 14** shows recommendations how to connect pins, in case they are not needed by the application.

**Table 14 Recommendation for connecting unused pins**

type	pin number	recommendation 1 (if unused)	recommendation 2 (if unused)
LIN	48	open	
HS	2	VS	open
MON	17, 18, 19, 20	GND	open + configure internal PU/PD
GPIO	22, 24, 26, 27, 28, 29, 31, 32, 33, 34, 37, 38, 39, 40, 41	GND	external PU/PD or open + configure internal PU/PD
TMS	23	GND	
RESET	25	open	
P2/XTAL out	40	open	
P2/XTAL in	41	GND	
VDDEXT	45	open	
VBAT_SENSE	47	VS	
N.U.	7, 8, 9	open	

### 28.3 Connection of P0.2 for SWD debug mode

To enter the SWD debug mode, P0.2 needs to be 0 at the rising edge of the reset signal.

P0.2 has an internal pulldown, so it just needs to be ensured that there is no external 1 at P0.2 when the debug mode is entered.

### 28.4 Connection of TMS

For the debug mode, the TMS pin needs to be 1 at the rising edge of the reset signal. This is controlled by the debugger. The TMS pin has an internal PD.

To avoid the device entering the debug mode unintendedly in the final application, adding an external pull-down additionally is recommended.

### 28.5 ESD Tests

**Note:** Tests for ESD robustness according to IEC61000-4-2 “gun test” ( $150\text{pF}$ ,  $330\Omega$ ) were performed. The results and test condition will be available in a test report. The target values for the test are listed in **Table 15** below.

---

**Application Information**
**Table 15 ESD “Gun Test”**

<b>Performed Test</b>	<b>Result</b>	<b>Unit</b>	<b>Remarks</b>
ESD at pin LIN, versus GND	>6	kV	<sup>1)</sup> positive pulse
ESD at pin LIN, versus GND	< -6	kV	<sup>1)</sup> negative pulse
ESD at pin VS, VBAT_SENSE, MONx, HS, versus GND	>6	kV	<sup>1)2)</sup> positive pulse
ESD at pin VS, VBAT_SENSE, MONx, HS, versus GND	< -6	kV	<sup>1)2)</sup> negative pulse

1) ESD susceptibility “ESD GUN”, tested by external test house (IBEE Zwickau, EMC Test report Nr. 07-01-19), according to “LIN Conformance Test Specification Package for LIN 2.1, October 10th, 2008” and “Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Application - AUDI, BMW, Daimler, Porsche, Volkswagen - Revision 1.3 / 2012”

2) With external circuit as shown in [Figure 43](#).

## Electrical Characteristics

# 29 Electrical Characteristics

This chapter includes all relevant Electrical Characteristics of the product TLE9851QXW.

## 29.1 General Characteristics

### 29.1.1 Absolute Maximum Ratings

**Table 16 Voltages Supply Pins**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
VS voltage	$V_{S,\text{max}}$	-0.3	-	40	V	1) <sup>1)</sup> Load dump	P_1.1.1
VSD voltage	$V_{SD,\text{max}}$	-0.3	-	48	V	1) <sup>1)</sup>	P_1.1.34
VSD voltage ended	$V_{SD,\text{max\_ext}}$	-2.8	-	48	V	2) <sup>1)</sup> Series resistor; $R_{VSD}=2.2\Omega$ ; $t=8\text{ms}$	P_1.1.35
VDDP voltage	$V_{DDP,\text{max}}$	-0.3	-	5.5	V	1) <sup>1)</sup>	P_1.1.2
VDDEXT voltage	$V_{DDEXT,\text{max}}$	-0.3	-	$V_S + 0.3$	V	1) <sup>1)</sup>	P_1.1.3
VDDC voltage	$V_{DDC,\text{max}}$	-0.3	-	1.6	V	1) <sup>1)</sup>	P_1.1.4

1) Not subject to production test, specified by design

2) Conditions and min. value is derived from application condition for reverse-polarity event.

**Table 17 Voltages High Voltage Pins**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Voltage at VBAT_SENSE pin	$V_{BAT\_SENSE,\text{max}}$	-28	-	40	V	1) <sup>2)</sup>	P_1.1.5
Voltage at HS pin	$V_{HS,\text{max}}$	-0.3	-	$V_S + 0.3$	V	2) <sup>2)</sup>	P_1.1.6
Voltage at LIN pin	$V_{LIN,\text{max}}$	-28	-	40	V	2) <sup>2)</sup>	P_1.1.7
Voltage at MONx pins	$V_{MON,\text{max}}$	-28	-	40	V	1) <sup>2)</sup>	P_1.1.8
Voltage at VDH pin	$V_{VDH,\text{max}}$	-2.8	-	48	V	3) <sup>2)</sup>	P_1.1.36
Voltage at GHx pins	$V_{GH}$	-8	-	48	V	4) <sup>2)</sup>	P_1.1.37
Voltage at GHx vs. SHx pins	$V_{GHvsSH}$	-	-	14	V	2) <sup>2)</sup>	P_1.1.38
Voltage at SHx pins	$V_{SH}$	-8	-	48	V	2) <sup>2)</sup>	P_1.1.39
Voltage at GLx pins	$V_{GL}$	-8	-	48	V	5) <sup>2)</sup>	P_1.1.40

## Electrical Characteristics

**Table 17 Voltages High Voltage Pins (cont'd)**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Voltage at GLx vs. SL pins	$V_{GLvsSL}$	-	-	14	V	<sup>2)</sup>	P_1.1.41
Voltage at SL pin	$V_{SL}$	-8	-	48	V	<sup>2)</sup>	P_1.1.49
Voltage at charge pump pins CP1H, CP1L, CP2H, CP2L, VCP	$V_{CPx}$	-0.3	-	48	V	<sup>6) 2)</sup>	P_1.1.42

1) For -28V, external 1 kΩ resistor is required to limit output current.

2) Not subject to production test, specified by design

3) For -2.8V, external 1 kΩ resistor is required to limit output current.

4) To achieve max. ratings on this pin, Parameter P\_1.1.38 has to be taken into account resulting in the following dependency:  $V_{GH} < V_{SH} + V_{GHvsSH\_max}$  and additionally  $V_{SH} < V_{GH} + 0.3 \text{ V}$

5) To achieve max. ratings on this pin, Parameter P\_1.1.41 has to be taken into account resulting in the following dependency:  $V_{GL} < V_{SL} + V_{GLvsSL\_max}$  and additionally  $V_{SL} < V_{GL} + 0.3 \text{ V}$

6) These limits can be kept if max current drawn out of pin does not exceed limit of 200 μA

**Table 18 Voltages GPIOs**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Voltage on port pin P0.x, P1.x, P2.x, TMS and RESET	$V_{IO,max}$	-0.3	-	$V_{DDP} + 0.3$	V	<sup>1)</sup> in consideration of $V_{IO,max} < V_{DDP@\text{MAX}}$	P_1.1.10

1) Not subject to production test, specified by design

**Table 19 Voltages at Current Sense Amplifier Inputs**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input voltage OP1, OP2	$V_{OAI}$	-7	-	7	V	<sup>1)</sup>	P_1.1.43

1) Not subject to production test, specified by design

---

**Electrical Characteristics**
**Table 20 Currents**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Injection current in Sleep Mode on P0.x, P1.x, P2.x, TMS and RESET	$I_{xx}$	-	-	5	mA	<sup>1)</sup> maximum allowed injection current on single pin or sum of pins in Sleep Mode and unpowered device	P_1.1.11
Injection current on HS	$I_{HS}$	-	-	150	mA	<sup>1)</sup> current flowing into HS pin (back supply in case of short to battery)	P_1.1.12
Max. current at VCP pin	$I_{VCP}$	-15	-	-	mA	<sup>1)</sup>	P_1.1.44

1) Not subject to production test, specified by design

**Table 21 Temperatures**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Junction Temperature	$T_j$	-40	-	175	°C	<sup>1)</sup>	P_1.1.14
Storage Temperature	$T_{stg}$	-55	-	150	°C	<sup>1)</sup>	P_1.1.15

1) Not subject to production test, specified by design

**Table 22 ESD Susceptibility**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
ESD Susceptibility <b>HBM</b> all pins	$V_{ESD1}$	-2	-	2	kV	<sup>1) 2)</sup> JEDEC HBM	P_1.1.16
ESD Susceptibility <b>HBM</b> pins LIN vs. LINGND	$V_{ESD3}$	-6	-	6	kV	<sup>1) 2)</sup> JEDEC HBM	P_1.1.17
ESD Susceptibility <b>CDM</b>	$V_{ESD\_CDM}$	-500	-	500	V	<sup>2)</sup> Charged device model, acc. JEDEC JESD22-C101	P_1.1.18
ESD Susceptibility <b>CDM</b> corner pins: 1, 12, 13, 24, 25, 36, 37, 48	$V_{ESD\_CDM\_C\_orner}$	-750	-	750	V	<sup>2)</sup> Charged device model, acc. JEDEC JESD22-C101	P_1.1.48

1) ESD susceptibility, "JEDEC HBM" according to ANSI/ESDA/JEDEC JS001 ( $1.5 \text{ k}\Omega$ ,  $100 \text{ pF}$ ).

2) Not subject to production test, specified by design

---

## Electrical Characteristics

### Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 29.1.2 Functional Range

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

**Table 23 Functional Range**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Supply voltage in Active Mode	$V_{S\_AM}$	5.5	-	28	V		P_1.2.1
Extended Supply voltage in Active Mode-range 1	$V_{S\_AM\_exten\_d\_1}$	28	-	40	V	<sup>1)</sup> Functional with parameter deviation	P_1.2.24
Extended Supply voltage in Active Mode	$V_{S\_AM\_exten\_d\_2}$	3.0	-	28	V	<sup>2)</sup> Functional with parameter deviation	P_1.2.2
Supply voltage in Active Mode for MOSFET Driver Supply	$V_{SD\_AM}$	5.4	-	29	V		P_1.2.12
Extended maximum supply voltage in Active Mode for MOSFET Driver Supply	$V_{SD\_AM\_max\_extended}$	29	-	32	V	<sup>1)</sup> Functional with parameter deviation	P_1.2.13
Supply voltage for LIN Transceiver	$V_{S\_AM\_LIN}$	5.5	-	18	V	Parameter Specification	P_1.2.3
Extended Supply voltage for LIN Transceiver and Monitoring Inputs (MONx) for all device modes	$V_{S\_AM\_LIN\_e xtend}$	4.0	-	28	V	Functional with parameter deviation	P_1.2.4
Supply voltage in Stop Mode	$V_{S\_Stopmin}$	3.0	-	-	V		P_1.2.5
Min. Supply voltage in Sleep Mode	$V_{S\_Sleepmin}$	3.0	-	-	V		P_1.2.6

## Electrical Characteristics

**Table 23 Functional Range (cont'd)**

$T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Supply Voltage transients slew rate	$dV_s/dt$	-5	-	5	V/ $\mu\text{s}$	<sup>3)</sup>	P_1.2.7
Output current on any GPIO	$I_{OH}, I_{OL}$	-5	-	5	mA	<sup>3)</sup>	P_1.2.8
Output sum current for all GPIO pins	$I_{GPIO,sum}$	-50	-	50	mA	<sup>3)</sup>	P_1.2.9
Junction temperature range 1	$T_{j1}$	-40	-	150	$^\circ\text{C}$	<sup>3)</sup>	P_1.2.25
Junction temperature range 2	$T_{j2}$	150	-	165	$^\circ\text{C}$	<sup>3)</sup> incl. Flash erase/write/read	P_1.2.26
Junction temperature range 3	$T_{j3}$	165	-	175	$^\circ\text{C}$	<sup>3)</sup> incl. Flash read	P_1.2.27

1) This operation voltage range is only allowed for a short duration:  $t_{max} < 400 \text{ ms}$

2) Hall-Supply, ADC, SPI, UART, NVM, RAM, CPU fully functional and in spec down to  $V_s = 3 \text{ V}$ . Actuators (High-Side Switch, MOSFET Driver) in  $V_s$  range from  $3 \text{ V} < V_s < 5.5 \text{ V}$  (High-Side Switch) or  $3 \text{ V} < V_s < 4.4 \text{ V}$  (MOSFET Driver) functional but some parameters can be out of spec

3) Not subject to production test, specified by design

### 29.1.3 Current Consumption

**Table 24 Current Consumption**

$V_s = 5.5 \text{ V}$  to  $28 \text{ V}$ ,  $T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Current Consumption in Active Mode at pin VS	$I_{Vs\_40M}$	-	-	30	mA	all digital modules enabled and functional, ADCs converting in sequencer mode, PLL running, no loads on GPIOs, VDDEXT off, LIN in recessive state (no communication), HSx enabled but off, Charge Pump on, MOSFET Driver enabled and on (PWM running at 25kHz with a capacitive load of $C_{Load} = 10 \text{ nF}$ ), CSA enabled.; $3 \text{ V} \leq V_s \leq 28 \text{ V}$ ; $f_{sys} = 40 \text{ MHz}$	P_1.3.18
Current consumption in Active Mode at pin VSD	$I_{VSD}$	-	-	50	mA	Charge Pump on, MOSFET Driver enabled and on (PWM running at 25kHz with a capacitive load of $C_{Load} = 10 \text{ nF}$ ).	P_1.3.8

---

**Electrical Characteristics**
**Table 24 Current Consumption** (cont'd)

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Current consumption in Active Mode at pin VSD - Brake Mode	$I_{VSD\_BK}$	-	-	25	mA	Charge Pump on and in single-stage mode, MOSFET Driver enabled and 2 Low-Side Drivers on, but not switching; $I_{CHARGE}=15_D$	P_1.3.33
Current consumption in Sleep Mode at pin VSD - Hold Mode	$I_{VSD\_SMHM}$	-	-	16	$\mu A$	Device in Sleep mode, but Low Side Gates are charged statically to keep low side MOSFETs on. Current does not include static Gate to Source current caused by external Gate to Source resistor.; -40°C≤ $T_j$ ≤85°C	P_1.3.34
Current consumption in Sleep Mode at pin VSD - Hold Mode (extended Temperature Range)	$I_{VSD\_SMHM(T\_extend)}$	-	-	19	$\mu A$	Device in Sleep mode, but Low Side Gates are charged statically to keep low side MOSFETs on. Current does not include static Gate to Source current caused by external Gate to Source resistor.; 85°C< $T_j$ ≤150°C	P_1.3.35
Current consumption in Sleep Mode at pin VSD - Hold Mode (extended Temperature Range 2)	$I_{VSD\_SMHM(T\_extend2)}$	-	-	34	$\mu A$	Device in Sleep mode, but Low Side Gates are charged statically to keep low side MOSFETs on. Current does not include static Gate to Source current caused by external Gate to Source resistor.; 150°C< $T_j$ ≤175°C	P_1.3.36
Current consumption in Stop Mode at pin VSD - Hold Mode	$I_{VSD\_STPMH_M}$	-	-	16	$\mu A$	Device in Stop mode, but Low Side Gates are charged statically to keep low side MOSFETs on. Current does not include static Gate to Source current caused by external Gate to Source resistor.; -40°C≤ $T_j$ ≤85°C	P_1.3.37

## Electrical Characteristics

**Table 24 Current Consumption** (cont'd)

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Current consumption in Stop Mode at pin VSD - Hold Mode (extended Temperature Range)	$I_{VSD\_STPMH_{M(T\_extend)}}$	-	-	19	$\mu\text{A}$	Device in Stop mode, but Low Side Gates are charged statically to keep low side MOSFETs on. Current does not include static Gate to Source current caused by external Gate to Source resistor.; $85^\circ\text{C} < T_j \leq 150^\circ\text{C}$	P_1.3.38
Current consumption in Stop Mode at pin VSD - Hold Mode (extended Temperature Range 2)	$I_{VSD\_STPMH_{M(T\_extend2)}}$	-	-	34	$\mu\text{A}$	Device in Stop mode, but Low Side Gates are charged statically to keep low side MOSFETs on. Current does not include static Gate to Source current caused by external Gate to Source resistor.; $150^\circ\text{C} < T_j \leq 175^\circ\text{C}$	P_1.3.39
Current consumption in Sleep Mode at pin VS	$I_{Sleep}$	-	-	25	$\mu\text{A}$	System in Sleep Mode, microcontroller not powered, Wake capable via LIN and MON; GPIOs open (no loads) or connected to GND; $-40^\circ\text{C} \leq T_j \leq 25^\circ\text{C}$	P_1.3.2
Current consumption in Sleep Mode at pin VS (extended Temperature Range)	$I_{Sleep(T_{exte}nd)}$	-	-	35	$\mu\text{A}$	<sup>1)</sup> System in Sleep Mode, microcontroller not powered, Wake capable via LIN and MON; GPIOs open (no loads) or connected to GND; $25^\circ\text{C} < T_j \leq 85^\circ\text{C}; 3\text{V} \leq V_s \leq 18\text{V}$	P_1.3.3
Current consumption in Sleep Mode at pin VS (extended Voltage and Temperature Range)	$I_{Sleep(V\_T\_e xtend)}$	-	-	40	$\mu\text{A}$	<sup>1)</sup> System in Sleep Mode, microcontroller not powered, Wake capable via LIN and MON; GPIOs open (no loads) or connected to GND; $25^\circ\text{C} < T_j \leq 85^\circ\text{C}; 3\text{V} \leq V_s \leq 28\text{V}$	P_1.3.4
Current consumption in Sleep Mode at pin VS with cyclic wake	$I_{Cyclic}$	-	-	30	$\mu\text{A}$	during sleep period; $-40^\circ\text{C} \leq T_j \leq 25^\circ\text{C}; 3\text{V} \leq V_s \leq 28\text{V}$	P_1.3.5
Current consumption in Sleep Mode at pin VS with cyclic wake (extended Temperature Range)	$I_{Cyclic(T_{exte}nd)}$	-	-	40	$\mu\text{A}$	<sup>1)</sup> during sleep period; $25^\circ\text{C} < T_j \leq 85^\circ\text{C}; 3\text{V} \leq V_s \leq 28\text{V}$	P_1.3.6

## Electrical Characteristics

**Table 24 Current Consumption (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Current consumption in Stop Mode at pin VS	$I_{\text{Stop}}$	-	-	60	$\mu\text{A}$	System in Stop Mode, microcontroller not clocked, Wake capable via LIN and MON; GPIOs open (no loads) or connected to GND; $-40^\circ\text{C} \leq T_j \leq 25^\circ\text{C}$ ; $5.5\text{V} \leq V_s \leq 18\text{V}$	P_1.3.22
Current consumption in Stop Mode at pin VS (extended Temperature Range)	$I_{\text{Stop(T_exte nd)}}$	-	90	110	$\mu\text{A}$	<sup>1)</sup> System in Stop Mode, microcontroller not clocked, Wake capable via LIN and MON; GPIOs open (no loads) or connected to GND; $25^\circ\text{C} < T_j \leq 85^\circ\text{C}$	P_1.3.19
Current consumption in Stop Mode at pin VS	$I_{\text{Stop_V_exte nd}}$	-	-	4.0	$\text{mA}$	System in Stop Mode, microcontroller not clocked, Wake capable via LIN and MON; GPIOs open (no loads) or connected to GND; $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$ ; $3\text{V} \leq V_s < 5.5\text{V}$	P_1.3.21
Current consumption in Stop Mode at pin VS with cyclic sense	$I_{\text{Stop_CS}}$	-	95	115	$\mu\text{A}$	<sup>1)</sup> System in Stop Mode (during stop period), microcontroller not clocked, Wake capable via LIN and MON; VDDEXT off; High Side off; GPIOs open (no loads) or connected to GND or VDDP; $-40^\circ\text{C} \leq T_j \leq 85^\circ\text{C}$ ; $5.5\text{V} \leq V_s \leq 18\text{V}$	P_1.3.20

1) Not subject to production test, specified by design

## 29.1.4 Thermal Resistance

**Table 25 Thermal Resistance**

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Junction to Case	$R_{\text{th(JC)}}$	-	6	-	K/W	<sup>1)</sup> measured to Exposed Pad	P_1.4.1
Junction to Ambient	$R_{\text{th(JA)}}$	-	33	-	K/W	<sup>2)</sup>	P_1.4.2

1) Not subject to production test, specified by design

2) According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board . Board:  $76.2 \times 114.3 \times 1.5 \text{ mm}^3$  with 2 inner copper layers ( $35\mu\text{m}$  thick), with thermal via array under the exposed pad contacting the first inner copper layer and  $300\text{mm}^2$  cooling area on the bottom layer ( $70\mu\text{m}$ ).

---

## Electrical Characteristics

### 29.1.5 Timing Characteristics

The transition times between the system modes are specified here. Generally the timings are defined from the time when the corresponding bits in register PMCON0 are set until the sequence is terminated.

**Table 26 System Timing**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Wake-up over battery	$t_{\text{start}}$	-	-	2.5	ms	<sup>1)</sup> Battery ramp-up till MCU software is running.	P_1.5.1
Sleep-Exit	$t_{\text{sleep-exit}}$	-	-	2.5	ms	<sup>1)</sup> rising/falling edge of any wake-up signal (LIN, MON) till MCU software running.	P_1.5.2
Sleep-Entry	$t_{\text{sleep-entry}}$	-	-	330	$\mu\text{s}$	<sup>2) 1)</sup>	P_1.5.3

1) Not subject to production test, specified by design

2) Wake events during Sleep-Entry are stored and lead to wake-up after Sleep Mode is reached.

## Electrical Characteristics

### 29.2 Power Management Unit (PMU)

This chapter includes all electrical characteristics of the Power Management Unit.

#### 29.2.1 PMU Input Voltage VS

**Table 27 Electrical Characteristics**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Required decoupling capacitance	$C_{VS1}$	0.1	-	-	$\mu\text{F}$	ESR<1Ω	P_2.1.12
Required buffer capacitance for stability (load jumps)	$C_{VS2}$	10	-	-	$\mu\text{F}$	1)	P_2.1.13

1) Not subject to production test, specified by design

#### 29.2.2 PMU I/O Supply Parameters VDDP

**Table 28 Electrical Characteristics**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Specified Output Current	$I_{VDDP}$	0	-	50	mA	1)	P_2.1.1
Required decoupling capacitance	$C_{VDDP1}$	0.47	-	-	$\mu\text{F}$	2) 3) ESR<1Ω	P_2.1.2
Total required buffer capacitance for stability (load jumps, line steps)	$C_{VDDP2}$	0.47	-	2.2	$\mu\text{F}$	3) 4)	P_2.1.3
Output Voltage including line and load regulation @ Active Mode	$V_{DDPOUT}$	4.9	5.0	5.1	V	5) $I_{load}<90\text{mA}; V_s \geq 5.5\text{V}$	P_2.1.4
Output Voltage including line and load regulation @ Stop Mode	$V_{DDPOUTST\_OP}$	4.5	5.0	5.25	V	5) $I_{load}=I_{load\_internal}+I_{load\_external}; I_{load\_external}=5\text{mA}; I_{load\_internal}=2\text{mA}; V_s \geq 5.5\text{V}$	P_2.1.5
Output Drop	$V_{SVDDPout}$	-	50	+400	mV	6) $I_{VDDP}=50\text{mA}; V_s=3\text{V}$	P_2.1.6
Load Regulation	$V_{VDDPLOR}$	-50	-	50	mV	2mA≤ $I_{load}\leq 90\text{mA}$ ; $T_j \leq 150^\circ\text{C}$ ; $C=C_{VDDP1}+C_{VDDP2}$	P_2.1.7
		-70	-	70	mV	2mA≤ $I_{load}\leq 90\text{mA}$ ; $T_j > 150^\circ\text{C}$ ; $C=C_{VDDP1}+C_{VDDP2}$	P_2.1.36
Line Regulation	$V_{VDDPLIR}$	-50	-	50	mV	5.5V≤ $V_s\leq 28\text{V}$	P_2.1.8

## Electrical Characteristics

**Table 28 Electrical Characteristics (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Overvoltage detection	$V_{DDPOV}$	5.14	-	5.4	V	Overvoltage leads to SUPPLY_NMI; $V_S \geq 5.5\text{V}$	P_2.1.9
Under Voltage Reset	$V_{DDPUV}$	2.55	2.7	2.8	V		P_2.1.10
Voltage stable detection range <sup>7)</sup>	$\Delta V_{DDPSTB}$	-220	-	+220	mV	<sup>4)</sup>	P_2.1.15
Over Current Diagnostic	$I_{VDDPOC}$	90	-	220	mA	current including VDDC current consumption	P_2.1.11
Short-Circuit Diagnostic	$I_{VDDPSC}$	270	-	600	mA	<sup>4)</sup>	P_2.1.31
Pull Down Strength in Sleep Mode	$I_{VDDPPDSLP}$	5.1	-	8.9	mA	$V_{DDP}=5\text{V}$	P_2.1.29

- 1) Specified output current for port supply and additional other external loads connected to VDDP, excluding on-chip current consumption.
- 2) only min. value is tested
- 3) The total capacitance on pin VDDP is specified by  $C_{VDDP2}$  including  $C_{VDDP1}$ .
- 4) Not subject to production test, specified by design
- 5) Load current includes internal supply.
- 6) Output drop for  $I_{VDDP}$  plus internal supply
- 7) The absolute voltage value is the sum of parameters  $V_{VDDP} = V_{VDDP} + \Delta V_{VDDPSTB}$

**Table 29 Timing Parameters**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Overvoltage detection filter time	$t_{FILT\_VDDPO_V}$	465	665	865	μs	<sup>1) 2)</sup>	P_2.1.16
Overcurrent diagnostic filter time	$t_{FILT\_VDDPO_C}$	21	30	39	μs	<sup>1) 2)</sup>	P_2.1.17
Overcurrent diagnostic shutdown time	$t_{FILT\_VDDPO_C\_SD}$	615	920	1250	μs	<sup>1) 2)</sup>	P_2.1.18
Short-circuit diagnostic filter time	$t_{FILT\_VDDPS_C}$	5	10	13	μs	<sup>1) 2)</sup>	P_2.1.34
Short-circuit diagnostic shutdown time	$t_{FILT\_VDDPS_C\_SD}$	50	75	105	μs	<sup>1) 2)</sup>	P_2.1.35

1) This filter time and its variation is derived from the time base  $t_{LP\_CK} = 1 / f_{LP\_CLK}$

2) Not subject to production test, specified by design

---

**Electrical Characteristics**
**29.2.3 PMU Core Supply Parameters VDDC**
**Table 30 Electrical Characteristics**

$V_S = 5.5 \text{ V}$  to  $28 \text{ V}$ ,  $T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Required decoupling capacitance	$C_{VDDC1}$	0.1	-	1	$\mu\text{F}$	<sup>1)</sup> ESR<1Ω	P_2.2.1
Required buffer capacitance for stability (load jumps)	$C_{VDDC2}$	0.33	-	1	$\mu\text{F}$	<sup>2)</sup>	P_2.2.2
Output Voltage including line regulation @ Active Mode	$V_{DDCOUT}$	1.44	1.5	1.56	V	$I_{load}<40\text{mA}$	P_2.2.3
Output Voltage including line regulation @ Stop Mode	$V_{DDCOUT\_ST\_op1}$	1.44	1.5	1.56	V	with setting of VDDC output voltage to 1.5V in Stop Mode; $I_{load\_internal}<2\text{mA}$	P_2.2.26
Output Voltage including line regulation @ Stop Mode - Reduced Core Supply Voltage	$V_{DDCOUT\_ST\_op2}$	0.8	-	1.3	V	with setting of VDDC output voltage to 0.9V in Stop Mode; $I_{load\_internal}<2\text{mA}$	P_2.2.25
Load Regulation	$V_{DDCLOR}$	-50	-	50	mV	$2\text{mA} \leq I_{load} \leq 40\text{mA}; C=C_{VDDC1}+C_{VDDC2}$	P_2.2.4
Line Regulation	$V_{DDCLIR}$	-25	-	25	mV	$5.5\text{V} \leq V_s \leq 28\text{V}$	P_2.2.5
Over Voltage Detection	$V_{DDCOV}$	1.58	-	-	V	Overtoltage leads to SUPPLY_NMI	P_2.2.6
Under Voltage Reset	$V_{DDUV}$	1.10	-	1.19	V		P_2.2.7
Over Current Diagnostic	$I_{VDDCOC}$	40	-	80	mA		P_2.2.8
Short-Circuit Diagnostic	$I_{VDDCSC}$	120	-	240	mA	<sup>2)</sup>	P_2.2.28
Pulldown Strength in Sleep Mode	$I_{VDDCPDSLP}$	0.75	1.5	2.7	mA	$V_{DDC}=1.5\text{V}$	P_2.2.27

1) only min. value is tested

2) Not subject to production test, specified by design

---

**Electrical Characteristics**
**Table 31 Timing Parameters**

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Ovvoltage detection filter time	$t_{FILT\_VDDCO_v}$	465	665	865	μs	1) 2)	P_2.2.11
Ovccurrent diagnostic filter time	$t_{FILT\_VDDCO_c}$	21	30	39	μs	1) 2)	P_2.2.12
Ovccurrent diagnostic shutdown time	$t_{FILT\_VDDCO_c\_SD}$	615	920	1250	μs	1) 2)	P_2.2.13
Short-circuit diagnostic filter time	$t_{FILT\_VDDCS_c}$	5	10	13	μs	1) 2)	P_2.2.29
Short-circuit diagnostic shutdown time	$t_{FILT\_VDDCS_c\_SD}$	50	75	105	μs	1) 2)	P_2.2.30

1) This filter time and its variation is derived from the time base  $t_{LP\_CLK} = 1 / f_{LP\_CLK}$ .

2) Not subject to production test, specified by design

---

**Electrical Characteristics**
**29.2.4 VDDEXT Voltage Regulator 5.0V**
**Table 32 VDDEXT Regulator Active Mode**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Specified Output Current	$I_{VDDEXT}$	0	-	40	mA		P_2.3.1
Required decoupling capacitance	$C_{VDDEXT1}$	330	-	1000	nF	ESR<1Ω	P_2.3.2
Required buffer capacitance for stability (load jumps)	$C_{VDDEXT2}$	100	-	1000	nF	<sup>1)</sup>	P_2.3.3
Output voltage including line and load regulation - Load 1	$V_{DDEXT\_LD1}$	4.9	5.0	5.1	V	$I_{load} \leq 20 \text{ mA}; V_s \geq 5.5 \text{ V}$	P_2.3.4
Output voltage including line and load regulation - Load 2	$V_{DDEXT\_LD2}$	4.9	5.0	5.1	V	$I_{load} \leq 40 \text{ mA}; -40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}; V_s \geq 5.5 \text{ V}$	P_2.3.45
Output voltage including line and load regulation - Load 2 - extended Temperature	$V_{DDEXT\_LD2\_extendT}$	4.8	5.0	5.2	V	$I_{load} \leq 40 \text{ mA}; 150^\circ\text{C} < T_j \leq 175^\circ\text{C}; V_s \geq 5.5 \text{ V}$	P_2.3.46
Output Drop - Load 1	$V_{s\_VDDEXT\_L1}$	-	50	+300	mV	<sup>2)</sup> $0 \text{ mA} \leq I_{load} \leq 20 \text{ mA}; 3 \text{ V} \leq V_s \leq 5 \text{ V}; C = C_{VDDEXT1} + C_{VDDEXT2}$	P_2.3.5
Output Drop - Load 2	$V_{s\_VDDEXT\_L2}$	-	-	+600	mV	$20 \text{ mA} < I_{load} \leq 40 \text{ mA}; 3 \text{ V} \leq V_s \leq 5 \text{ V}; C = C_{VDDEXT1} + C_{VDDEXT2}$	P_2.3.17
Load Regulation	$V_{DDEXTLOR}$	-100	-	10	mV	<sup>2)</sup> $0 \text{ mA} \leq I_{load} \leq 40 \text{ mA}; V_s \geq 5.5 \text{ V}; C = C_{VDDEXT1} + C_{VDDEXT2}$	P_2.3.6
Line Regulation - Load 1	$V_{VDDEXTLIR}$	-50	-	50	mV	<sup>2)</sup> $0 \text{ mA} \leq I_{load} \leq 20 \text{ mA}; 5.5 \text{ V} \leq V_s \leq 28 \text{ V}$	P_2.3.7
Line Regulation - Load 2	$V_{VDDEXTLIR}$	-60	-	60	mV	$20 \text{ mA} < I_{load} \leq 40 \text{ mA}; 5.5 \text{ V} \leq V_s \leq 28 \text{ V}$	P_2.3.50
Power Supply Rejection Ratio	$PSRR_{VDDEXT1}$	50	-	-	dB	<sup>1)</sup> $0 \text{ mA} \leq I_{load} \leq 20 \text{ mA}; V_r = 2 \text{ Vpp}; V_s = 13.5 \text{ V}; 0 \text{ kHz} < f \leq 1 \text{ kHz}$	P_2.3.8
Under Voltage Shutdown	$V_{VDDEXTUV}$	1.55	1.9	2.1	V	<sup>3)</sup>	P_2.3.9
Over Current Limitation	$I_{VDDEXTOC}$	100	250	380	mA	<sup>1)</sup>	P_2.3.10
VDDEXT output discharge resistance	$R_{VDDEXT\_DI\_SCHG}$	16	20	24	kOhm		P_2.3.11

1) Not subject to production test, specified by design

2) Tested with 10 μA.

3) When condition is met, the bit VDDEXT\_CTRL.VDDEXT\_UV\_IS will be set.

---

**Electrical Characteristics**
**Table 33 Thermal Shutdown (Junction Temperature)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Thermal shutdown temp.	$T_{jSD}$	180	200	215	°C	1)	P_2.3.48
Thermal shutdown hyst.	$\Delta T$	5	10	15	K	1)	P_2.3.49

1) Not subject to production test, specified by design

**Table 34 VDDEXT Regulator Low Current Mode**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Specified Output Current	$I_{VDDEXT\_LCM}$	0	-	5	mA		P_2.3.28
Output Voltage including line and load regulation	$V_{DDEXT\_LCM}$	4.6	5.0	5.1	V	$I_{load} \leq 5 \text{ mA}; V_s \geq 5.5 \text{ V}$	P_2.3.29
Output Drop	$V_{s-}$ $VDDEXT\_LCM$	-	50	+300	mV	$I_{load} \leq 5 \text{ mA}; 3 \text{ V} \leq V_s \leq 5 \text{ V}; C = C_{VDDEXT1} + C_{VDDEXT2}$	P_2.3.30
Load Regulation	$V_{DDEXTLOR\_LCM}$	-250	-	250	mV	<sup>1)</sup> $0 \text{ mA} \leq I_{load} \leq 5 \text{ mA}; V_s \geq 5.5 \text{ V}; C = C_{VDDEXT1} + C_{VDDEXT2}$	P_2.3.31
Line Regulation	$V_{VDDEXTLIR\_LCM}$	-300	-	300	mV	<sup>1)</sup> $0 \text{ mA} \leq I_{load} \leq 5 \text{ mA}; 5.5 \text{ V} \leq V_s \leq 28 \text{ V}$	P_2.3.32
Power Supply Rejection Ratio	$PSRR_{VDDEX\_T\_LCM1}$	50	-	-	dB	<sup>2)</sup> $0 \text{ mA} \leq I_{load} \leq 5 \text{ mA}; V_r = 2 \text{ Vpp}; V_s = 13.5 \text{ V}; 0 \text{ kHz} < f \leq 1 \text{ kHz}$	P_2.3.33

1) Tested with 10  $\mu\text{A}$ .

2) Not subject to production test, specified by design

## Electrical Characteristics

### 29.2.5 VPRE Voltage Regulator (PMU Subblock) Parameters


**Table 35 Functional Range**

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Specified Output Current	$I_{VPRE}$	0	-	90	mA	1)	P_2.4.1

1) Not subject to production test, specified by design

#### 29.2.5.1 Load Sharing Scenario of VPRE Regulator

The figure below shows the possible load sharing scenario of VPREG regulator.



**Figure 44 Load Sharing Scenario of VPREG and VDDP Regulator**

---

**Electrical Characteristics**

### 29.2.6 Power Down Voltage Regulator (PMU Subblock) Parameters

The PMU Power Down voltage regulator consists of two subblocks:

- Power Down Pre regulator: VDD5VPD
- Power Down Core regulator: VDD1V5\_PD (Supply used for GPUDATAXy registers)

Both regulators are used as purely internal supplies. The following table contains all relevant parameter:

**Table 36 Functional Range**

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Power-On Reset Threshold	$V_{DD1V5\_PD\_RSTTH}$	1.2	-	1.5	V	<sup>1)</sup> $I_{load}$ =internal load connected to VDD1V5_PD	P_2.5.1

1) Not subject to production test, specified by design

---

## Electrical Characteristics

### 29.3 System Clocks

#### 29.3.1 Electrical Characteristics Oscillators and PLL

**Table 37 PMU Oscillators (Power Management Unit)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Frequency of LP_CLK	$f_{LP\_CLK}$	17	20	23	MHz	this clock is used at startup and can be used in case the PLL fails	P_3.1.1
Frequency of LP_CLK2	$f_{LP\_CLK2}$	70	100	130	kHz	this clock is used for cyclic wake	P_3.1.2

**Table 38 CGU Oscillator (Clock Generation Unit Microcontroller)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Short term frequency deviation	$f_{TRIMST}$	-0.4 %	-	+0.4 %	MHz	within any 100 ms, e.g. after synchronization to a LIN frame	P_3.1.3
Absolute accuracy	$f_{TRIMABSA}$	-1.49 %	-	+1.49 %	MHz	Including temperature and lifetime drift and supply variation; $T_j \leq 150^\circ\text{C}$	P_3.1.4
		-2 %	-	+2 %	MHz	Including temperature and lifetime drift and supply variation; $T_j > 150^\circ\text{C}$	P_3.1.27
CGU-OSC Start-up time	$t_{osc}$	-	-	10	μs	1) startup time OSC from Sleep Mode, power supply stable	P_3.1.5

1) Not subject to production test, specified by design

**Table 39 PLL (Clock Generation Unit Microcontroller)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
VCO reference frequency range	$f_{REF}$	0.8	1	1.27	MHz	1) 2)	P_3.1.25
VCO frequency (tuning) range	$f_{VCO}$	48	-	160	MHz	2)	P_3.1.21
Input frequency range	$f_{osc}$	4	-	40	MHz	3) 4) 2) External input clock mode	P_3.1.6
XTAL1 input freq. range	$f_{OSCHP}$	4	-	16	MHz	3) 2) External crystal mode	P_3.1.23
Output freq. range	$f_{PLL}$	5	-	40	MHz	3) 2)	P_3.1.7

## Electrical Characteristics

**Table 39 PLL (Clock Generation Unit Microcontroller) (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Free-running frequency	$f_{\text{VCOfree}}$	-	21.5	38	MHz	<sup>2)</sup>	P_3.1.24
Input clock high/low time	$t_{\text{high/low}}$	10	-	-	ns	<sup>2)</sup>	P_3.1.8
Accumulated jitter with external oscillator	$j_{\text{acc\_ext}}$	-	-	8	ns	<sup>2)</sup> for K2=2; this parameter value is only valid with the combination of an external quartz oscillator (e.g. 5 MHz)	P_3.1.10
Lock-in time	$t_L$	-	-	260	μs	<sup>2)</sup> this parameter represents the duration from module power-on to assertion of lock signal	P_3.1.11

1) oscillator or clock inaccuracy needs to be taken into account, do not select a nominal frequency and PDIV in a combination that fREF has exactly min or max value

2) Not subject to production test, specified by design

3) specified limits for fVCO and fREF need to be fulfilled, restrictions to PDIV, NDIV, K2DIV settings apply

4) Above 24MHz the hysteresis of the OSC\_HP module needs to be switched off (see register SCU\_XTAL\_CTRL).

## 29.3.2 External Clock Parameters XTAL1, XTAL2

**Table 40 Functional Range**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input voltage range limits for signal on XTAL1	$V_{\text{IX1_SR}}$	-1.7 + $V_{\text{DDC}}$	-	1.7	V	<sup>1) 2)</sup>	P_3.2.1
Input voltage (amplitude) on XTAL1	$V_{\text{AX1_SR}}$	$0.3 \times V_{\text{DDC}}$	-	-	V	<sup>3) 4)</sup> Peak-to-peak voltage	P_3.2.2
XTAL1 input current	$I_{\text{IL}}$	-20	-	20	μA	$0 \text{ V} < V_{\text{IN}} < V_{\text{DDC}}$	P_3.2.3
Oscillator frequency - External input clock mode	$f_{\text{OSC\_EXT}}$	4	-	16	MHz	<sup>5) 6)</sup>	P_3.2.4
Oscillator frequency - External crystal (or resonator) mode	$f_{\text{OSC\_XTAL}}$	4	-	16	MHz	<sup>4)</sup>	P_3.2.5
High time	$t_H$	6	-	-	ns	<sup>5) 7) 4) 2)</sup>	P_3.2.6
Low time	$t_L$	6	-	-	ns	<sup>5) 7) 4) 2)</sup>	P_3.2.7

---

**Electrical Characteristics**
**Table 40 Functional Range** (cont'd)

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Rise time	$t_R$	-	8	8	ns	5) 7) 4) 2)	P_3.2.8
Fall time	$t_F$	-	8	8	ns	5) 7) 4) 2)	P_3.2.9
High time	$t_{H\_PLLNM}$	12	-	-	ns	5) 8) 4) 2)	P_3.2.10
Low time	$t_{L\_PLLNM}$	12	-	-	ns	5) 8) 4) 2)	P_3.2.11
Rise time	$t_{R\_PLLNM}$	-	7	7	ns	5) 8) 4) 2)	P_3.2.12
Fall time	$t_{F\_PLLNM}$	-	7	7	ns	5) 8) 4) 2)	P_3.2.13

- 1) Overload conditions must not occur on pin XTAL1. This Parameter is not valid for stop mode.
- 2) Not subject to production test, specified by design
- 3) The amplitude voltage  $V_{AX1}$  refers to the offset voltage  $V_{OFF}$ . This offset voltage must be stable during the operation and the resulting voltage peaks must remain within the limits defined by  $V_{AX1}$ .
- 4) Default hysteresis settings (SCU\_XTAL\_CTRL.XTALHYSEN = 1<sub>B</sub>, SCU\_XTAL\_CTRL.XTALHYSCTRL = 11<sub>B</sub>)
- 5) Valid for rectangular full-swing input signals.
- 6) Hysteresis disabled (SCU\_XTAL\_CTRL.XTALHYSEN=0<sub>B</sub>)
- 7) This performance is only valid for Prescaler Mode (VCO Bypass mode).
- 8) This performance is only valid for PLL Normal Mode.

---

## Electrical Characteristics

### 29.4 Flash Parameters

This chapter includes the parameters for the 64 KB embedded flash module (incl. config sector).

#### 29.4.1 Flash Characteristics

**Table 41 Flash Characteristics**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Read time	$t_{\text{read\_ac}}$	-	-	75	ns	<sup>1)</sup> $3V < V_s < 28V$	P_4.1.22
Programming time per 128 Byte page	$t_{\text{PR}}$	-	3	3.5	ms	<sup>1)</sup> $3V < V_s < 28V$	P_4.1.1
Programming time per 128 Byte page incl. Firmware routine runtime for program operation	$t_{\text{PR\_FW}}$	-	-	4	ms	<sup>1)</sup> $3V < V_s < 28V$	P_4.1.20
Erase time per sector/page	$t_{\text{ER}}$	-	4	4.5	ms	<sup>1)</sup> $3V < V_s < 28V$	P_4.1.2
Erase time per sector/page incl. Firmware routine runtime for erase operation	$t_{\text{ER\_FW}}$	-	-	5	ms	<sup>1)</sup> $3V < V_s < 28V$	P_4.1.21
Data retention time	$t_{\text{RET}}$	20	-	-	year s	<sup>1)</sup> 1,000 erase / program cycles	P_4.1.3
Data retention time	$t_{\text{RET}}$	50	-	-	year s	<sup>2) 1)</sup> 1,000 erase / program cycles; $T_j=30^\circ\text{C}$	P_4.1.4
Flash erase endurance for user sectors	$N_{\text{ER}}$	30	-	-	kcycles	<sup>1)</sup> Data retention time 5 years	P_4.1.5
Flash erase endurance for security pages	$N_{\text{SEC}}$	10	-	-	cycles	<sup>1)</sup> Data retention time 20 years; $T_j=25^\circ\text{C}$	P_4.1.6
Drain disturb limit	$N_{\text{DD}}$	32	-	-	kcycles	<sup>3) 1)</sup>	P_4.1.7
Junction temperature range 1	$T_{j1}$	-40	-	150	°C	<sup>1)</sup>	P_4.1.10
Junction temperature range 2	$T_{j2}$	150	-	165	°C	<sup>1)</sup> incl. Flash erase/write/read	P_4.1.11
Junction temperature range 3	$T_{j3}$	165	-	175	°C	<sup>1)</sup> incl. Flash read	P_4.1.12

1) Not subject to production test, specified by design

2) Derived by extrapolation of lifetime tests.

---


**Electrical Characteristics**

- 3) This parameter limits the number of subsequent programming operations within a physical sector without a given page in this sector being (re-)programmed. The drain disturb limit is applicable if wordline erase is used repeatedly. For normal sector erase/program cycles this limit will not be violated. For data sectors the integrated EEPROM emulation firmware routines handle this limit automatically, for wordline erases in code sectors (without EEPROM emulation) it is recommended to execute a software based refresh, which may make use of the integrated random number generator NVMBRNG to statistically start a refresh.


## Electrical Characteristics

### 29.5 Parallel Ports (GPIO)

#### 29.5.1 Description of Keep and Force Current




**Figure 45** Pull-Up/Down Device



**Figure 46** Pull-Up Keep and Forced Current

## Electrical Characteristics



**Figure 47 Pull-Down Keep and Force Current**

### 29.5.2 DC Parameters Port 0, Port 1, TMS, Reset

Note: *Operating Conditions apply.*

*Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current  $I_{OV}$ .*

**Table 42 DC Characteristics Port0, Port1, TMS, Reset**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input low voltage	$V_{IL}$	-0.3	-	$0.3 \times V_{DDP}$	V	$2.55V \leq V_{DDP} < 5.5V$	P_5.2.1
Input high voltage	$V_{IH}$	$0.7 \times V_{DDP}$	-	$V_{DDP} + 0.3$	V	$2.55V \leq V_{DDP} < 5.5V$	P_5.2.2
Input Hysteresis	HYS	$0.11 \times V_{DDP}$	-	-	V	<sup>1)</sup> $4.5V \leq V_{DDP} \leq 5.5V$ ; Series Resistance=0Ω	P_5.2.3
Input Hysteresis	$HY_{Sextend}$	$0.04 \times V_{DDP}$	-	-	V	<sup>1)</sup> $2.55V \leq V_{DDP} < 4.5V$ ; Series Resistance=0Ω	P_5.2.16
Output low voltage	$V_{OL}$	-	-	1.0	V	<sup>2) 3)</sup> $I_{OL} \leq I_{OLmax}$ ; $2.55V \leq V_{DDP} < 5.5V$	P_5.2.4
Output low voltage	$V_{OL}$	-	-	0.4	V	<sup>2) 3)</sup> $I_{OL} \leq I_{OLnom}$ ; $2.55V \leq V_{DDP} < 5.5V$	P_5.2.5
Output high voltage	$V_{OH}$	$V_{DDP} - 1.0$	-	-	V	<sup>2) 3)</sup> $I_{OH} \geq I_{OHmax}$ ; $2.55V \leq V_{DDP} < 5.5V$	P_5.2.6
Output high voltage	$V_{OH}$	$V_{DDP} - 0.4$	-	-	V	<sup>2) 3)</sup> $I_{OH} \geq I_{OHnom}$ ; $2.55V \leq V_{DDP} < 5.5V$	P_5.2.7
Input leakage current	$I_{OZ2}$	-5	-	+5	µA	<sup>4)</sup> $T_j \leq 85^\circ\text{C}$ ; $0V < V_{IN} < V_{DDP}$	P_5.2.8
Input leakage current	$I_{OZ2\_T\_exten}$	-15	-	+15	µA	<sup>4)</sup> $T_j \leq 150^\circ\text{C}$ ; $0V < V_{IN} < V_{DDP}$	P_5.2.9
		-22	-	+22	µA	<sup>4)</sup> $T_j \leq 175^\circ\text{C}$ ; $0V < V_{IN} < V_{DDP}$	P_5.2.28

## Electrical Characteristics

**Table 42 DC Characteristics Port0, Port1, TMS, Reset (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Pull-up level keep current	$I_{PUK}$	-	-	-200	$\mu\text{A}$	<sup>5)</sup> $V_{PIN} \geq V_{IH}$	P_5.2.10
Pull-up level force current	$I_{PUF}$	-1.5	-	-	$\text{mA}$	<sup>5)</sup> $V_{PIN} \leq V_{IL}$	P_5.2.11
Pull-down level keep current	$I_{PDK}$	200	-	-	$\mu\text{A}$	<sup>5)</sup> $V_{PIN} \leq V_{IL}$	P_5.2.26
Pull-down level force current	$I_{PDF}$	-	-	1.5	$\text{mA}$	<sup>5)</sup> $V_{PIN} \geq V_{IH}$	P_5.2.27
Pin capacitance	$C_{IO}$	-	-	10	$\text{pF}$	<sup>1)</sup>	P_5.2.12
Reset Pin Input Filter Time	$T_{filt\_RESET}$	3	4.5	6	$\mu\text{s}$	<sup>6)</sup>	P_5.2.13

1) Not subject to production test, specified by design

2) The values for  $I_{OLnom}$ ,  $I_{OLmax}$ ,  $I_{OHnom}$ ,  $I_{OHmax}$  depend on the driver strength settings (see register bit fields SCU\_Px\_POCON0.Px\_PDMY) and are defined by P\_5.2.20 ... P\_5.2.25

3) The maximum deliverable output current of a port driver depends on the selected output driver mode. The limit for pin groups must be respected (see P\_1.2.9).

4) The given values are worst-case values. In production test, this leakage current is only tested at  $150^\circ\text{C}$ ; other values are ensured by correlation. For derating, please refer to the following descriptions:

Leakage derating depending on temperature ( $T_j = \text{junction temperature } [^\circ\text{C}]$ ):  $I_{OZ} = 0.05 \times e^{(1.5 + 0.028 \times T_j)} [\mu\text{A}]$ . For example, at a temperature of  $95^\circ\text{C}$  the resulting leakage current is  $3.2 \mu\text{A}$ .

Leakage derating depending on voltage level ( $DV = V_{DDP} - V_{PIN} [\text{V}]$ ):  $I_{OZ} = I_{OZtempmax} - (1.6 \times DV) [\mu\text{A}]$   
This voltage derating formula is an approximation which applies for maximum temperature.

5) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level:  $V_{PIN} \geq V_{IH}$  for a pull-up;  $V_{PIN} \leq V_{IL}$  for a pull-down.

Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device:  $V_{PIN} \leq V_{IL}$  for a pull-up;  $V_{PIN} \geq V_{IH}$  for a pull-down.

These values apply to the fixed pull-devices in dedicated pins and to the user-selectable pull-devices in general purpose IO pins.

6) This filter time and its variation is derived from the time base  $t_{LP\_CLK} = 1 / f_{LP\_CLK}$ .

**Table 43 Current Limits for Port Output Drivers**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Output Current, Strong Driver	$I_{OLs5}$	-	1.6	5	$\text{mA}$	<sup>1)</sup> $V_{DDP} \geq 4.5\text{V}$	P_5.2.20
Output Current, Medium Driver	$I_{OLm5}$	-	1.0	3	$\text{mA}$	<sup>1)</sup> $V_{DDP} \geq 4.5\text{V}$	P_5.2.21
Output Current, Weak Driver	$I_{OLw5}$	-	0.25	0.5	$\text{mA}$	<sup>1)</sup> $V_{DDP} \geq 4.5\text{V}$	P_5.2.22

## Electrical Characteristics

**Table 43 Current Limits for Port Output Drivers (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Output Current, Strong Driver	$I_{OLs3}$	-	1.0	3	mA	<sup>1)</sup> $2.55 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$	P_5.2.23
Output Current, Medium Driver	$I_{OLm3}$	-	0.8	1.8	mA	<sup>1)</sup> $2.55 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$	P_5.2.24
Output Current, Weak Driver	$I_{OLw3}$	-	0.15	0.3	mA	<sup>1)</sup> $2.55 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$	P_5.2.25

1) These values apply for P\_5.2.4 ... P\_5.2.7: typ. values represent the "Nominal Output Current" ( $I_{OLnom}$ ,  $-I_{OHnom}$ ), max. values represent the "Maximum Output Current" ( $I_{OLmax}$ ,  $-I_{OHmax}$ )

### 29.5.3 DC Parameters Port 2

**Note:** *Operating Conditions apply.*

*Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current  $I_{OV}$ .*

**Table 44 DC Characteristics Port 2**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input low voltage	$V_{IL\_P2}$	-0.3	-	$0.3 \times V_{DDP}$	V	$2.55 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$	P_5.3.1
Input high voltage	$V_{IH\_P2}$	$0.7 \times V_{DDP}$	-	$V_{DDP} + 0.3$	V	$2.55 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$	P_5.3.2
Input Hysteresis	$HYS_{P2}$	$0.11 \times V_{DDP}$	-	-	V	<sup>1)</sup> $4.5 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$ ; Series Resistance=0Ω	P_5.3.3
Input Hysteresis	$HYS_{P2\_exte\_nd}$	$0.04 \times V_{DDP}$	-	-	V	<sup>1)</sup> $2.55 \text{ V} \leq V_{DDP} \leq 4.5 \text{ V}$ ; Series Resistance=0Ω	P_5.3.10
Input leakage current	$I_{OZ1\_P2}$	-400	-	+400	nA	$; T_j \leq 85^\circ\text{C}; 0 \text{ V} < V_{IN} < V_{DDP}$	P_5.3.4
Input leakage current (extended temperature range)	$I_{OZ1\_P2\_T\_extend}$	-1	-	+1	μA	$; T_j \leq 175^\circ\text{C}; 0 \text{ V} < V_{IN} < V_{DDP}$	P_5.3.11
Pull-up level keep current	$I_{PUK\_P2}$	-	-	-30	μA	<sup>2)</sup> $V_{PIN} \geq V_{IH}$	P_5.3.5

---

**Electrical Characteristics**
**Table 44 DC Characteristics Port 2 (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Pull-up level force current	$I_{PUF\_P2}$	-750	-	-	$\mu\text{A}$	<sup>2)</sup> $V_{PIN} \leq V_{IL}$	P_5.3.6
Pull-down level keep current	$I_{PDK\_P2}$	30	-	-	$\mu\text{A}$	<sup>2)</sup> $V_{PIN} \leq V_{IL}$	P_5.3.12
Pull-down level force current	$I_{PDF\_P2}$	-	-	750	$\mu\text{A}$	<sup>2)</sup> $V_{PIN} \geq V_{IH}$	P_5.3.13
Pin capacitance (digital inputs/outputs)	$C_{IO\_P2}$	-	-	10	$\text{pF}$	<sup>1)</sup>	P_5.3.7

1) Not subject to production test, specified by design

2) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level:  $V_{PIN} \geq V_{IH}$  for a pull-up;  $V_{PIN} \leq V_{IL}$  for a pull-down.

Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device:  $V_{PIN} \leq V_{IL}$  for a pull-up;  $V_{PIN} \geq V_{IH}$  for a pull-down.

---

## Electrical Characteristics

### 29.6 LIN Transceiver

#### 29.6.1 Electrical Characteristics

**Table 45 Bus Receiver Interface**

$V_S = 5.5 \text{ V}$  to  $18 \text{ V}$ ,  $T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Receiver threshold voltage, recessive to dominant edge	$V_{\text{th\_dom}}$	$0.4 \times V_S$	$0.45 \times V_S$	$0.53 \times V_S$	V	SAE J2602	P_6.1.1
Receiver dominant state	$V_{\text{BUSdom}}$	-27	-	$0.4 \times V_S$	V	LIN Spec 2.2 (Par. 17)	P_6.1.2
Receiver threshold voltage, dominant to recessive edge	$V_{\text{th\_rec}}$	$0.47 \times V_S$	$0.55 \times V_S$	$0.6 \times V_S$	V	SAE J2602	P_6.1.3
Receiver recessive state	$V_{\text{BUSrec}}$	$0.6 \times V_S$	-	$1.15 \times V_S$	V	<sup>1)</sup> LIN Spec 2.2 (Par. 18)	P_6.1.4
Receiver center voltage	$V_{\text{BUS_CNT}}$	$0.475 \times V_S$	$0.5 \times V_S$	$0.525 \times V_S$	V	<sup>2)</sup> LIN Spec 2.2 (Par. 19)	P_6.1.5
Receiver hysteresis	$V_{\text{HYS}}$	$0.07 V_S$	$0.12 \times V_S$	$0.175 \times V_S$	V	<sup>3)</sup> LIN Spec 2.2 (Par. 20)	P_6.1.6
Wake-up threshold voltage	$V_{\text{BUS,wk}}$	$0.4 \times V_S$	$0.5 \times V_S$	$0.6 \times V_S$	V		P_6.1.7
Dominant analog filter time for bus wake-up	$t_{\text{WK\_ana,bus}}$	3	-	15	$\mu\text{s}$	analog filtertime of transceiver	P_6.1.88
Dominant time for bus wake-up	$t_{\text{WK,bus}}$	30	-	150	$\mu\text{s}$	including analog and digital filter time. Digital filter time can be adjusted by PMU.CNF_WAKE_FILTER	P_6.1.8

1) Maximum limit specified by design.

2)  $V_{\text{BUS_CNT}} = (V_{\text{th\_dom}} + V_{\text{th\_rec}})/2$

3)  $V_{\text{HYS}} = V_{\text{BUSrec}} - V_{\text{BUSdom}}$

## Electrical Characteristics

**Table 46 Bus Transmitter Interface**

$V_S = 5.5 \text{ V to } 18 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Bus recessive output voltage	$V_{\text{BUS,ro}}$	$0.8 \times V_S$	-	$V_S$	V	$V_{\text{TXD}} = \text{high Level}$	P_6.1.9
Bus short circuit current	$I_{\text{BUS,sc}}$	40	100	150	mA	Current Limitation for driver dominant state driver on $V_{\text{BUS}}=18\text{V}$ ; LIN Spec 2.2 (Par. 12)	P_6.1.10
Leakage current	$I_{\text{BUS_NO_GND}}$	- 100 0	-450	0	$\mu\text{A}$	LIN Spec 2.2 (Par. 15); $V_{\text{BUS}}=-12\text{V}$ ; $V_s=0\text{V}$	P_6.1.11
Leakage current	$I_{\text{BUS_NO_BAT}}$	-	10	20	$\mu\text{A}$	LIN Spec 2.2 (Par. 16); $V_{\text{BUS}}=18\text{V}$ ; $V_s=0\text{V}$	P_6.1.12
Leakage current	$I_{\text{BUS_PAS_dom}}$	-1	-	-	mA	LIN Spec 2.2 (Par. 13); $V_{\text{BUS}}=0\text{V}$ ; $V_s=18\text{V}$	P_6.1.13
Leakage current	$I_{\text{BUS_PAS_rec}}$	-	-	20	$\mu\text{A}$	LIN Spec 2.2 (Par. 14); $V_{\text{BUS}}=18\text{V}$ ; $V_s=8\text{V}$	P_6.1.14
Bus pull-up resistance	$R_{\text{BUS}}$	20	30	47	kOhm	Normal mode LIN Spec 2.2 (Par. 26), also present in Sleep mode	P_6.1.15

**Table 47 AC Characteristics - Transceiver Normal Slope Mode**

$V_S = 5.5 \text{ V to } 18 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Propagation delay bus dominant to RxD LOW	$t_{d(L),R}$	0.1	1	6	$\mu\text{s}$	LIN Spec 2.2 (Param. 31)	P_6.1.16
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R}$	0.1	1	6	$\mu\text{s}$	LIN Spec 2.2 (Param. 31)	P_6.1.17
Receiver delay symmetry	$t_{\text{sym},R}$	-2	-	2	$\mu\text{s}$	LIN Spec 2.2 (Par. 32); $t_{\text{sym},R}=t_{d(L),R}-t_{d(H),R}$	P_6.1.18
Duty cycle D1 Normal Slope Mode(for worst case at 20 kbit/s)	$t_{\text{duty1}}$	0.39 6	-	-		<sup>1)</sup> duty cycle 1, LIN Spec 2.2 (Par. 27); $D1=t_{\text{bus\_rec(min)}}/2 t_{\text{bit}}$ ; $TH_{\text{Dom}}(\text{max})=0.581 \times V_S$ ; $TH_{\text{Rec}}(\text{max})=0.744 \times V_S$ ; $5.5 \leq V_S \leq 18\text{V}$ ; $t_{\text{bit}}=50\mu\text{s}$	P_6.1.19
Duty cycle D2 Normal Slope Mode(for worst case at 20 kbit/s)	$t_{\text{duty2}}$	-	-	0.581		<sup>1)</sup> duty cycle 2, LIN Spec 2.2 (Par. 28); $D2=t_{\text{bus\_rec(max)}}/2 t_{\text{bit}}$ ; $TH_{\text{Dom}}(\text{max})=0.284 \times V_S$ ; $TH_{\text{Rec}}(\text{max})=0.422 \times V_S$ ; $5.5 \leq V_S \leq 18\text{V}$ ; $t_{\text{bit}}=50\mu\text{s}$	P_6.1.20

## Electrical Characteristics

1) Bus load concerning LIN Spec. 2.2: Load 1 =  $1 \text{ nF} / 1 \text{ k}\Omega = C_{\text{BUS}} / R_{\text{BUS}}$ , Load 2 =  $6.8 \text{ nF} / 660 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$ , Load 3 =  $10 \text{ nF} / 500 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$

**Table 48 AC Characteristics - Transceiver Low Slope Mode**

$V_S = 5.5 \text{ V to } 18 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Propagation delay bus dominant to RxD LOW	$t_{d(L),R\_LSM}$	0.1	1	6	μs	LIN Spec 2.2 (Param. 31)	P_6.1.21
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R\_LSM}$	0.1	1	6	μs	LIN Spec 2.2 (Param. 31)	P_6.1.22
Receiver delay symmetry	$t_{sym,R\_LSM}$	-2	-	2	μs	LIN Spec 2.2 (Par. 32); $t_{sym,R}=t_{d(L),R} - t_{d(H),R}$	P_6.1.23
Duty cycle D3(for worst case at 10.4 kbit/s)	$t_{duty1\_LSM}$	0.41 7	-	-		<sup>1)</sup> duty cycle 3 LIN Spec 2.2 (Par. 29); $D3=t_{bus\_rec(min)}/2 t_{bit}$ ; $TH_{Dom}(\max)=0.616 \times V_S$ ; $TH_{Rec}(\max)=0.778 \times V_S$ ; $5.5V \leq V_S \leq 18V$ ; $t_{bit}=96\mu s$	P_6.1.24
Duty cycle D4(for worst case at 10.4 kbit/s)	$t_{duty2\_LSM}$	-	-	0.590		<sup>1)</sup> duty cycle 4 LIN Spec 2.2 (Par. 30); $D4=t_{bus\_rec(max)}/2 t_{bit}$ ; $TH_{Dom}(\max)=0.251 \times V_S$ ; $TH_{Rec}(\max)=0.389 \times V_S$ ; $5.5V \leq V_S \leq 18V$ ; $t_{bit}=96\mu s$	P_6.1.25

1) Bus load concerning LIN Spec. 2.2: Load 1 =  $1 \text{ nF} / 1 \text{ k}\Omega = C_{\text{BUS}} / R_{\text{BUS}}$ , Load 2 =  $6.8 \text{ nF} / 660 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$ , Load 3 =  $10 \text{ nF} / 500 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$

**Table 49 AC Characteristics - Transceiver Fast Slope Mode**

$V_S = 5.5 \text{ V to } 18 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Propagation delay bus dominant to RxD LOW	$t_{d(L),R\_FSM}$	0.1	1	6	μs		P_6.1.26
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R\_FSM}$	0.1	1	6	μs		P_6.1.27
Receiver delay symmetry (LIN Spec V1.3 supply voltage range)	$t_{sym,R\_VS\_S pecV1.3}$	-1.5	-	1.5	μs	$7V \leq V_S \leq 18V$ ; $t_{sym,R}=t_{d(L),R} - t_{d(H),R}$	P_6.1.28
Receiver delay symmetry	$t_{sym,R\_FSM}$	-2.0	-	2.0	μs	$t_{sym,R}=t_{d(L),R} - t_{d(H),R}$	P_6.1.42

## Electrical Characteristics

**Table 49 AC Characteristics - Transceiver Fast Slope Mode (cont'd)**

$V_S = 5.5 \text{ V to } 18 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Duty cycle D5(used for 62.5 kbit/s)	$t_{\text{duty1\_FSM}}$	0.395	-	-		<sup>1)</sup> duty cycle 5; $D1=t_{\text{bus\_rec(min)}}/2 t_{\text{bit}} ; TH_{\text{Dom}}(\text{max})=0.581 \times V_S ; TH_{\text{Rec}}(\text{max})=0.744 \times V_S ; 5.5V \leq V_S \leq 18V ; t_{\text{bit}}=25\mu\text{s}$	P_6.1.29
Duty cycle D6(used for 62.5 kbit/s)	$t_{\text{duty2\_FSM}}$	-	-	0.581		<sup>1)</sup> duty cycle 6; $D2=t_{\text{bus\_rec(max)}}/2 t_{\text{bit}} ; TH_{\text{Dom}}(\text{max})=0.284 \times V_S ; TH_{\text{Rec}}(\text{max})=0.422 \times V_S ; t_{\text{bit}}=25\mu\text{s}$	P_6.1.30

1) Bus load concerning LIN Spec. 2.2: Load 1 =  $1 \text{ nF} / 1 \text{ k}\Omega = C_{\text{BUS}} / R_{\text{BUS}}$ , Load 2 =  $6.8 \text{ nF} / 660 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$ , Load 3 =  $10 \text{ nF} / 500 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$

**Table 50 AC Characteristics - Flash Mode**

$V_S = 5.5 \text{ V to } 18 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Propagation delay bus dominant to RxD LOW	$t_{d(L),R\_FM}$	0.1	0.5	6	$\mu\text{s}$		P_6.1.31
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R\_FM}$	0.1	0.5	6	$\mu\text{s}$		P_6.1.32
Receiver delay symmetry (LIN Spec V1.3 supply voltage range)	$t_{\text{sym,R\_VS\_S pecV1_3}}$	-1.0	-	1.5	$\mu\text{s}$	$7V \leq V_S \leq 18V ; t_{\text{sym,R}}=t_{d(L),R} - t_{d(H),R}$	P_6.1.33
Receiver delay symmetry	$t_{\text{sym,R\_FM}}$	-2.0	-	2.0	$\mu\text{s}$	$t_{\text{sym,R}}=t_{d(L),R} - t_{d(H),R}$	P_6.1.86
Duty cycle D7(for worst case at 115 kbit/s)for +1 us Receiver delay symmetry (used for 250 kbit/s programming)	$t_{\text{duty1\_FM}}$	0.395	-	-		<sup>1)</sup> duty cycle D7; $D7=t_{\text{bus\_rec(min)}}/(2 \times t_{\text{bit}}) ; TH_{\text{Dom}}(\text{max})=0.581 \times V_S ; TH_{\text{Rec}}(\text{max})=0.744 \times V_S ; t_{\text{bit}}=8.7\mu\text{s}$	P_6.1.34
Duty cycle D8(for worst case at 115 kbit/s)for +1 us Receiver delay symmetry (used for 250 kbit/s programming)	$t_{\text{duty2\_FM}}$	-	-	0.578		<sup>1)</sup> duty cycle 8; $D8=t_{\text{bus\_rec(max)}}/(2 \times t_{\text{bit}}) ; TH_{\text{Dom}}(\text{max})=0.284 \times V_S ; TH_{\text{Rec}}(\text{max})=0.422 \times V_S ; t_{\text{bit}}=8.7\mu\text{s}$	P_6.1.35
LIN input capacity	$C_{\text{LIN\_IN}}$	-	15	30	$\text{pF}$	<sup>2)</sup>	P_6.1.36

1) Bus load: Load 1 =  $1 \text{ nF} / 500 \Omega = C_{\text{BUS}} / R_{\text{BUS}}$

2) Not subject to production test, specified by design

---

**Electrical Characteristics**
**Table 51 AC Characteristics - Other Timings**

$V_S$  = 5.5 V to 18 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
TxD dominant time out	$t_{timeout}$	6	12	20	ms	$V_{TXD}=0V$	P_6.1.37

**Table 52 Thermal Shutdown (Junction Temperature)**

$V_S$  = 5.5 V to 18 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Thermal shutdown temp.	$T_{jSD}$	180	200	215	°C	1)	P_6.1.38
Thermal shutdown hyst.	$\Delta T$	-	10	-	K	1)	P_6.1.39

1) Not subject to production test, specified by design

## Electrical Characteristics

### 29.7 High-Speed Synchronous Serial Interface

#### 29.7.1 SSC Timing

The table below provides the SSC timing in the TLE9851QXW:


**Table 53 SSC Master Mode Timing (Operating Conditions apply, CL = 50 pF)**

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
SCLK clock period	$t_0$	2 x $T_{SSC}$	-	-		<sup>1) 2)</sup> $V_{DDP} > 2.7V$	P_7.1.1
MTSR delay from SCLK	$t_1$	10	-	-	ns	<sup>2)</sup> $V_{DDP} > 2.7V$	P_7.1.2
MRST setup to SCLK	$t_2$	10	-	-	ns	<sup>2)</sup> $V_{DDP} > 2.7V$	P_7.1.3
MRST hold from SCLK	$t_3$	15	-	-	ns	<sup>2)</sup> $V_{DDP} > 2.7V$	P_7.1.4

1)  $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$ .  
If  $f_{CPU} = 20$  MHz,  $t_0 = 100$  ns.  $T_{CPU}$  is the CPU clock period.

2) Not subject to production test, specified by design



1) This timing is based on the following setup: CON.PH = CON.PO = 0.

SSC\_Tmg1

**Figure 48 SSC Master Mode Timing**

---

## Electrical Characteristics

### 29.8 Measurement Unit

#### 29.8.1 Electrical Characteristics

**Table 54 ADC1 - Battery / Supply Voltage Measurement  $V_{BAT\_SENSE}$ ,  $V_s$**

$V_s = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input to output voltage attenuation: $V_{BAT\_SENSE}/V_s$	$ATT_{VBAT\_SENSE}$ , $ATT_{VS}$	-	0.047	-			P_8.1.10
Nominal operating input voltage range $V_{BAT\_SENSE}/V_s$	$V_{BAT\_SENSE}$ , range, $V_s$ , range	0	-	25.77	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VBAT\_SENSE}$	P_8.1.11
Accuracy of $V_{BAT\_SENSE}/V_s$ after calibration - with IIR filter	$\Delta V_{BAT\_SENSE}$ , $\Delta V_{S\_IIR}$	-200	-	200	mV	$-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$ ; $5.5\text{V} \leq V_s \leq 28\text{V}$ ; ADC1_FILTCOEFF0_13.CHx=11 <sub>B</sub> ; $f_{ADC1}=f_{sys\_max}$	P_8.1.12
Accuracy of $V_{BAT\_SENSE}/V_s$ after calibration	$\Delta V_{BAT\_SENSE}$ , $\Delta V_s$	-300	-	300	mV	$-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$ ; $5.5\text{V} \leq V_s \leq 28\text{V}$ ; $f_{ADC1}=f_{sys\_max}$	P_8.1.49

1) Not subject to production test, specified by design

**Table 55 ADC1 - Monitoring Input Voltage Measurement  $V_{MONx}$**

$V_s = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input to output voltage attenuation: $V_{MONx}$	$ATT_{VMONx}$	-	0.039	-			P_8.1.13
Nominal operating input voltage range $V_{MONx}$	$V_{MONx}$ , range	0	-	31.05	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VMONx}$	P_8.1.14

1) Not subject to production test, specified by design

## Electrical Characteristics

**Table 56 ADC1 - Port 2.x Voltage Measurement  $V_{2,x}$**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input to output voltage attenuation: $V_{\text{Port2.x}}$	$ATT_{2,x}$	-	0.227	-			P_8.1.15
Nominal operating input voltage range $V_{\text{Port2.x}}$	$V_{\text{Port2.x,rang}}_e$	0	-	$V_{\text{DDPOU}}_T$	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{2,x}$	P_8.1.16

1) Not subject to production test, specified by design

**Table 57 ADC1 - OPA Voltage Measurement  $V_{OPA}$**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input to output voltage attenuation: $V_{OPA}$	$ATT_{OPA}$	-	0.265	-			P_8.1.36
Nominal operating input voltage range $V_{OPA}$	$V_{OPA,\text{range}}$	0	-	4.57	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{OPA}$	P_8.1.37
Accuracy of $V_{OPA}$ sense after calibration - with IIR filter <sup>2)</sup>	$\Delta V_{OPA\_IIR}$	-75	-	75	mV	$V_{OP1}=0\text{V}; V_{OP2}=0\text{V}; 5.5\text{V} \leq V_s \leq 28\text{V};$ $\text{ADC1\_FILTCOEFF0\_13.CHx=11}_B$ ; CSA gain=40 ; $f_{\text{ADC1}}=f_{\text{sys\_max}}$	P_8.1.38
Accuracy of $V_{OPA}$ sense after calibration <sup>2)</sup>	$\Delta V_{OPA}$	-95	-	95	mV	$V_{OP1}=0\text{V}; V_{OP2}=0\text{V}; 5.5\text{V} \leq V_s \leq 28\text{V};$ CSA gain=40 ; $f_{\text{ADC1}}=f_{\text{sys\_max}}$	P_8.1.52

1) Not subject to production test, specified by design

2) CSA + ADC1 (i.e. P\_8.1.38 includes P\_13.1.5 and P\_13.1.7)

**Table 58 ADC2 - Supply Voltage Measurement  $V_S$**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input to output voltage attenuation: $V_S$	$ATT_{VS\_ADC2}$	-	0.039	-			P_8.1.1
Nominal operating input voltage range $V_S$	$V_{S,ADC2}$	3	-	31.05	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VS\_ADC2}$	P_8.1.2
Accuracy of $V_S$ after calibration	$\Delta V_{S,ADC2}$	-320	-	320	mV	$-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}; 5.5\text{V} \leq V_s \leq 28\text{V}$	P_8.1.3

1) Not subject to production test, specified by design

---

**Electrical Characteristics**
**Table 59 ADC2 - Supply Voltage Measurement  $V_{SD}$** 

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input to output voltage attenuation: $V_{SD}$	$ATT_{VSD\_AD}$ C2	-	0.039	-			P_8.1.44
Nominal operating input voltage range $V_{SD}$	$V_{SD,ADC2}$	3	-	31.05	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VSD\_ADC2}$	P_8.1.39
Accuracy of $V_{SD}$ after calibration	$\Delta V_{SD,ADC2}$	-320	-	320	mV	$-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}; 5.5\text{V} \leq V_s \leq 28\text{V}$	P_8.1.40

1) Not subject to production test, specified by design

**Table 60 ADC2 - Supply Voltage Measurement  $V_{CP}$** 

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input to output voltage attenuation: $V_{CP}$	$ATT_{VCP\_AD}$ C2	-	0.023	-			P_8.1.41
Nominal operating input voltage range $V_{CP}$	$V_{CP,ADC2}$	3	-	52.65	V	<sup>1)</sup> <sup>2)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VCP\_ADC2}$	P_8.1.42
Accuracy of $V_{CP}$ after calibration	$\Delta V_{CP,ADC2}$	-650	-	650	mV	$-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}; 5.5\text{V} \leq V_s \leq 28\text{V}$	P_8.1.43

1) This is the theoretical nominal full-scale input range of the measurement chain. The allowed input voltage range at the pin is given in the "Absolute Maximum Ratings" section.

2) Not subject to production test, specified by design

**Table 61 ADC2 - VDDEXT Voltage Measurement  $V_{DDEXT}$** 

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input to output voltage attenuation: VDDEXT	$ATT_{VDDEXT}$	-	0.195	-			P_8.1.17
Nominal operating input voltage range VDDEXT	$V_{DDEXT,rang}$ e	0	-	5.97	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VCP\_VDDEXT}$	P_8.1.18

1) Not subject to production test, specified by design

---

**Electrical Characteristics**
**Table 62 ADC2 - Pad Supply Voltage Measurement  $V_{VDDP}$** 

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input-to-output voltage attenuation: $V_{VDDP}$	$ATT_{VDDP}$	-	0.195	-			P_8.1.4
Nominal operating input voltage range $V_{VDDP}$	$V_{VDDP,\text{range}}$	0	-	$V_{DDPOU_T} + 0.3$	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VDDP}$	P_8.1.5

1) Not subject to production test, specified by design

**Table 63 ADC2 - Reference Voltage Measurement  $V_{PMUBG}$** 

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input-to-output voltage attenuation: $V_{BG}$	$ATT_{PMUVBG}$	-	0.75	-		<sup>1)</sup>	P_8.1.6
Nominal operating input voltage range $V_{BG}$	$V_{PMUBG,\text{range}}$	0.8	-	$V_{DDC} - 0.1$	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VBG}$	P_8.1.7
Value of ADC2- $V_{PMUBG}$ measurement after calibration	$V_{PMUBG}$	0.9	1.0	1.1	V		P_8.1.45

1) Not subject to production test, specified by design

**Table 64 ADC2 - Core supply Voltage Measurement  $V_{DDC}$** 

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input-to-output voltage attenuation: $V_{DDC}$	$ATT_{VDDC}$	-	0.75	-			P_8.1.8
Nominal operating input voltage range $V_{DDC}$	$V_{DDC,\text{range}}$	0.6	-	$V_{DDC} + 0.1$	V	<sup>1)</sup> Max. value corresponds to typ. ADC full scale input; calculated: typ. $V_{BG}$ / typ. $ATT_{VDDC}$	P_8.1.9

1) Not subject to production test, specified by design

---

## Electrical Characteristics

### 29.8.2 Central Temperature Sensor Module

#### 29.8.2.1 Electrical Characteristics

**Table 65 Temperature Sensor Specifications**

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Output voltage $V_{TEMP}$ at $T_0=0^\circ\text{C}$ (273 K)	$a$	-	0.628	-	V	<sup>1)</sup> $T_0=0^\circ\text{C}$	P_8.2.1
Temperature sensitivity b	$b$	-	2.31	-	mV/K	<sup>1)</sup>	P_8.2.2
Accuracy_1	$Acc\_1$	-10	-	10	°C	<sup>2)</sup> $-40^\circ\text{C} < T_j < 85^\circ\text{C}$	P_8.2.3
Accuracy_2	$Acc\_2$	-10	-	10	°C	<sup>1)</sup> $125^\circ\text{C} < T_j < 175^\circ\text{C}$	P_8.2.4
Accuracy_3	$Acc\_3$	-5	-	5	°C	$85^\circ\text{C} < T_j < 125^\circ\text{C}$	P_8.2.5

1) Not subject to production test, specified by design

2) Accuracy with reference to on-chip temperature calibration measurement, valid for Mode1

---

## Electrical Characteristics

### 29.9 ADC1 (10-Bit)

#### 29.9.1 Electrical Characteristics ADC1 (10-Bit)

These parameters describe the conditions for optimum ADC performance.

*Note:* *Operating Conditions apply.*

**Table 66 Timing and AC Specification**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Analog clock frequency	$f_{\text{ADCI}}$	5	-		MHz	<sup>1)</sup>	P_9.2.1

1) The limit values for  $f_{\text{ADCI}}$  must not be exceeded when selecting the peripheral frequency and the prescaler setting.

**Table 67 DC Specification**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
DNL error	$EA_{\text{DNL}}$	-2	-	2	LSB		P_9.2.8
INL error	$EA_{\text{INL}}$	-2	-	2	LSB	$T_j \leq 150^\circ\text{C}$	P_9.2.9
		-2.3	-	2.3	LSB	$T_j > 150^\circ\text{C}$	P_9.2.39
Gain error	$EA_{\text{GAIN}}$	-1.2	-	1.2	% of FSR	<sup>1)</sup> <sup>2)</sup> Already calibrated by implemented calibration unit	P_9.2.10
Offset error	$EA_{\text{OFF}}$	-2.5	-	2.5	LSB	<sup>2)</sup> already calibrated; $T_j \leq 150^\circ\text{C}$	P_9.2.11
		-2.5	-	2.5	LSB	<sup>2)</sup> already calibrated; $T_j > 150^\circ\text{C}$ ; $f_{\text{ADCI}} \geq 10 \text{ MHz}$	P_9.2.40
Total unadjusted error	$EA_{\text{TUE}}$	-10	-	10	LSB	<sup>2)</sup> already calibrated	P_9.2.33
Cross-coupling Attenuation between LV Channels	$EA_{\text{CCOUP}}$	-2	-	2	LSB	<sup>2)</sup>	P_9.2.12
Input capacitance of a HV analog input	$C_{\text{AINT\_HVI}}$	-	-	200	fF	<sup>2)</sup>	P_9.2.13
Input capacitance of a LV analog input	$C_{\text{AINT\_LVI}}$	-	-	200	fF	<sup>2)</sup>	P_9.2.19

1) This Gain error is calibrated by IFX end of line

2) Not subject to production test, specified by design

---

## Electrical Characteristics

### 29.10 High-Voltage Monitoring Input

#### 29.10.1 Electrical Characteristics

**Table 68 Electrical Characteristics Monitoring Input**

$V_S = 5.5 \text{ V}$  to  $28 \text{ V}$ ;  $T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Wake-up/monitoring threshold voltage	$V_{MONth}$	0.4 x $V_S$	0.5 x $V_S$	0.6 x $V_S$	V	without external serial resistor $R_s$ (with $R_s \cdot dV = I_{PD/PU} \cdot R_s$ );	P_10.1.1
Threshold hysteresis	$V_{MONth,hys}$	0.02 x $V_S$	0.06 x $V_S$	0.12 x $V_S$	V	in all modes; without external serial resistor $R_s$ (with $R_s \cdot dV = I_{PD/PU} \cdot R_s$ );	P_10.1.2
Pull-up current	$I_{PU, MON}$	-20	-10	-5	$\mu\text{A}$	$V_{MON\_IN}=0.6 \cdot V_S$	P_10.1.3
Pull-down current	$I_{PD, MON}$	5	10	20	$\mu\text{A}$	$V_{MON\_IN}=0.4 \cdot V_S$	P_10.1.4
Input leakage current	$I_{LK,MON}$	-2	-	2	$\mu\text{A}$	<sup>1)</sup> $T_j < 150^\circ\text{C}$ ; $0\text{V} < V_{MON\_IN} < 28\text{V}$	P_10.1.5
		-3	-	3	$\mu\text{A}$	<sup>1)</sup> $T_j < 175^\circ\text{C}$ ; $0\text{V} < V_{MON\_IN} < 28\text{V}$	P_10.1.21
Wake-up filter time	$t_{FT,MON}$	-	20	-	$\mu\text{s}$	<sup>2)</sup>	P_10.1.6

1) Valid for enabled module. Pull-up and pull down current functionality disabled; ADC1 off.

2) With pull-up, pull down current disabled.

---

**Electrical Characteristics**

## 29.11 High Side Switch

### 29.11.1 Electrical Characteristics

**Table 69 Operating areas**

$V_S$  = 5.5 V to 28 V,  $T_J$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
PWM frequency of HS with Slew Rate Control	$f_{\text{PWM\_W\_SR}}$	0	-	10	kHz	1) Frequency must be configured in the PWM Generator	P_11.1.1
PWM frequency of HS without Slew Rate Control	$f_{\text{PWM\_W/O\_SR}}$	0	-	25	kHz	2) 1) Frequency must be configured in the PWM Generator (minimum ON / OFF time 5 us)	P_11.1.2

1) Not subject to production test, specified by design

2) Referring to a 47Ohm series resistor to charge an external power mos gate.

**Table 70 Output HS**

$V_S$  = 5.5 V to 28 V,  $T_J$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
ON-State Resistance	$R_{\text{ON}}$	3.5	10	15	Ohm	$V_S=13.5V$ ; $I_{\text{DS}}=100mA$	P_11.1.3
Output leakage Current	$I_{\text{leakage}}$	-1.5	-	-	µA	Output OFF; $-0.3V < V_{\text{HS}} < V_S$	P_11.1.4
Output Slew Rate (rising) with slow Slew Rate setting (Slew Rate 1)	$SR_{\text{raise\_SR1}}$	1.5	-	7	V/µs	20% to 80% of $V_S$ ; $C_L=1nF$ ; $R_L=300\Omega$	P_11.1.5
Output Slew Rate (falling) with slow Slew Rate setting (Slew Rate 1)	$SR_{\text{fall\_SR1}}$	-7	-	-1.5	V/µs	80% to 20% of $V_S$ ; $C_L=1nF$ ; $R_L=300\Omega$	P_11.1.6
Output Slew Rate (rising) with fast Slew Rate setting (Slew Rate 2)	$SR_{\text{raise\_SR2}}$	21	-	80	V/µs	20% to 80% of $V_S$ ; $C_L=1nF$ ; $R_L=300\Omega$	P_11.1.7
Output Slew Rate (falling) with fast Slew Rate setting (Slew Rate 2)	$SR_{\text{fall\_SR2}}$	-30	-	-3	V/µs	80% to 20% of $V_S$ ; $C_L=1nF$ ; $R_L=300\Omega$	P_11.1.8

## Electrical Characteristics

**Table 70 Output HS (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Output Slew Rate (rising) with Slew Rate setting for low Emission (Slew Rate 3)	$SR_{raise\_SR3}$	0.3	-	1.8	V/ $\mu$ s	20% to 80% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.59
Output Slew Rate (falling) with Slew Rate setting for low Emission (Slew Rate 3)	$SR_{fall\_SR3}$	-1.8	-	-0.3	V/ $\mu$ s	80% to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.60
Turn ON Delay time (Slew Rate 1)	$t_{IN-HS\_SR1}$	1.1	2.2	3.6	$\mu$ s	ON=1 to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.9
Turn ON time (Slew Rate 1)	$t_{ON\_SR1}$	2.1	-	8.8	$\mu$ s	HS_ON=1 to 80% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.10
Turn OFF time (Slew Rate 1)	$t_{OFF\_SR1}$	5	-	16	$\mu$ s	HS_ON=0 to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.11
Turn ON Delay time (Slew Rate 2)	$t_{IN-HS\_SR2}$	0.08	0.22	0.38	$\mu$ s	ON=1 to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.55
Turn ON time (Slew Rate 2)	$t_{ON\_SR2}$	0.2	-	1.2	$\mu$ s	HS_ON=1 to 80% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.56
Turn OFF time (Slew Rate 2)	$t_{OFF\_SR2}$	1.1	-	2.7	$\mu$ s	HS_ON=0 to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.57
Turn ON Delay time (Slew Rate 3)	$t_{IN-HS\_SR3}$	3.5	8.2	13.5	$\mu$ s	ON=1 to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.61
Turn ON time (Slew Rate 3)	$t_{ON\_SR3}$	7.8	-	36	$\mu$ s	HS_ON=1 to 80% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.62
Turn OFF time (Slew Rate 3)	$t_{OFF\_SR3}$	18	-	64	$\mu$ s	HS_ON=0 to 20% of $V_S$ ; $C_L=1\text{nF}$ ; $R_L=300\Omega$	P_11.1.63

**Table 71 Overcurrent detection**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Overcurrent threshold 0,trimmed	$I_{octh0}$	26	40.5	56	mA	$V_s=13.5\text{V}$ ; HSx_OC_SEL=00	P_11.1.12
Overcurrent threshold 0 hysteresis	$I_{octh0,hyst}$	2.5	5	12	mA	<sup>1)</sup> HSx_OC_SEL=00	P_11.1.13
Overcurrent threshold 1,trimmed	$I_{octh1}$	51	65	86	mA	$V_s=13.5\text{V}$ ; HSx_OC_SEL=01	P_11.1.14

## Electrical Characteristics

**Table 71 Overcurrent detection (cont'd)**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Overcurrent threshold 1 hysteresis	$I_{\text{octh1,hyst}}$	4	8	17	mA	<sup>1)</sup> HSx_OC_SEL=01	P_11.1.15
Overcurrent threshold 2,trimmed	$I_{\text{octh2}}$	101	134	180	mA	$V_s=13.5\text{V}$ ; HSx_OC_SEL=10	P_11.1.16
Overcurrent threshold 2 hysteresis	$I_{\text{octh2,hyst}}$	11	17	33	mA	<sup>1)</sup> HSx_OC_SEL=10	P_11.1.17
Overcurrent threshold 3,trimmed	$I_{\text{octh3}}$	151	201	270	mA	$V_s=13.5\text{V}$ ; HSx_OC_SEL=11	P_11.1.18
Overcurrent threshold 3 hysteresis	$I_{\text{octh3,hyst}}$	22	35	67	mA	<sup>1)</sup> HSx_OC_SEL=11	P_11.1.19
Overcurrent shutdown response time	$t_{\text{ocft}}$	8	-	80	$\mu\text{s}$	<sup>1)</sup> HS_ON to OC_SD (including switch-on time); $R_L=100\Omega$ ; $V_s=13.5\text{V}$	P_11.1.20

1) Not subject to production test, specified by design

**Table 72 ON-state open load detection**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Open load threshold	$I_{\text{OLONth}}$	0.35	-	2.15	mA		P_11.1.21
Hysteresis	$I_{\text{OLONhys}}$	0.015	-	0.3	mA		P_11.1.22

**Table 73 Cyclic sense mode**

$V_S = 5.5 \text{ V to } 28 \text{ V}$ ,  $T_j = -40^\circ\text{C} \text{ to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Current capability	$I_{\text{HS max sleep_pd}}$	40	-	-	mA	Sleep Mode / Stop Mode Cyclic Operation	P_11.1.23
ON-State Resistance	$R_{\text{ON,static}}$	-	-	105	$\Omega$	$I_{\text{DS}}=40\text{mA}$	P_11.1.24
Output Slew Rate (rising)	$SR_{\text{rise_cyc}}$	0.9	-	18	$\text{V}/\mu\text{s}$	20% to 80% of $V_S$ ; $R_L=300\Omega$ ; $V_s \leq 18\text{V}$	P_11.1.25
Output Slew Rate (falling)	$SR_{\text{fal_cycl}}$	-34	-	-2.5	$\text{V}/\mu\text{s}$	80% to 20% of $V_S$ ; $R_L=300\Omega$ ; $V_s \leq 18\text{V}$	P_11.1.26

---

**Electrical Characteristics**
**Table 73 Cyclic sense mode (cont'd)**

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Delay Time CYCLIC_ON-HS	$t_{IN\_cyc}$	0.2	-	5.6	μs	ON=1 to 20% of $V_S$ ; $R_L$ =300Ω; $V_s \leq 18V$	P_11.1.27
Turn-ON time	$t_{ON\_cyc}$	1.5	-	15	μs	ON=1 to 80%; $R_L$ =300Ω; $V_s \leq 18V$	P_11.1.28
Turn-OFF time	$t_{OFF\_cyc}$	0.8	-	3.4	μs	ON=0 to 20% of $V_S$ ; $R_L$ =300Ω; $V_s \leq 18V$	P_11.1.29

---

## Electrical Characteristics

### 29.12 MOSFET Driver

#### 29.12.1 Electrical Characteristics

**Table 74 MOSFET Driver Output**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Gate charge current	$I_{\text{chg}0}$	3	7	12	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{CHARGE}}=0_D$ ; $V_{GSx}\leq V_{GS(\text{on})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.80
Gate charge current	$I_{\text{chg}3}$	8	15	23	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{CHARGE}}=3_D$ ; $V_{GSx}\leq V_{GS(\text{on})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.81
Gate charge current	$I_{\text{chg}7}$	16	26	36	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{CHARGE}}=7_D$ ; $V_{GSx}\leq V_{GS(\text{on})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.82
Gate charge current	$I_{\text{chg}15}$	38	53	68	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{CHARGE}}=15_D$ ; $V_{GSx}\leq V_{GS(\text{on})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.83
Gate charge current	$I_{\text{chg}31}$	96	125	154	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{CHARGE}}=31_D$ ; $V_{GSx}\leq V_{GS(\text{on})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.84
Gate charge current	$I_{\text{chg}63}$	260	320	380	mA	$C_L=10\text{nF}$ ; $I_{\text{CHARGE}}=63_D$ ; $V_{GSx}\leq V_{GS(\text{on})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.44
Gate charge current dynamic average deviation	$\Delta I_{\text{chg\_avg\_}\%}$	-25 %	-	+25 %		<sup>1)</sup> Reference: typ. $I_{\text{chg}x}$ ; $C_L=10$ , 33nF; $SR_{\text{on\_SH}x}=165\text{V}/\mu\text{s}$ ; $V_{GSx}\leq V_{GS(\text{on})}$	P_12.1.85
Gate discharge current	$I_{\text{dischg}0}$	3	7	12	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{DISCHARGE}}=0_D$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.86
Gate discharge current	$I_{\text{dischg}3}$	8	15	23	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{DISCHARGE}}=3_D$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.87
Gate discharge current	$I_{\text{dischg}7}$	16	26	36	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{DISCHARGE}}=7_D$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.88
Gate discharge current	$I_{\text{dischg}15}$	38	53	68	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{DISCHARGE}}=15_D$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.89
Gate discharge current	$I_{\text{dischg}31}$	96	125	154	mA	<sup>1)</sup> $C_L=10\text{nF}$ ; $I_{\text{DISCHARGE}}=31_D$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.90
Gate discharge current	$I_{\text{dischg}63}$	260	320	380	mA	$C_L=10\text{nF}$ ; $I_{\text{DISCHARGE}}=63_D$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.45
Gate discharge current dynamic average deviation	$\Delta I_{\text{dischg\_avg\_}\%}$	-28 %	-	+28 %		<sup>1)</sup> Reference: typ. $I_{\text{dischg}x}$ ; $C_L=10$ , 33nF; $SR_{\text{off\_SH}x}=165\text{V}/\mu\text{s}$ ; $V_{GSx}\geq V_{GS(\text{off})}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.91
High level output voltage Gxx vs. Sxx	$V_{Gxx1}$	10	-	12	V	<sup>2)</sup> all other Drivers enabled but not ON; $C_L=10\text{nF}$ ; $I_{CP}=6\text{mA}$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.3

## Electrical Characteristics

**Table 74 MOSFET Driver Output (cont'd)**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
High level output voltage GHx vs. SHx	$V_{Gxx2}$	8	-	-	V	<sup>2) 1)</sup> all other Drivers enabled but not ON; $C_L=10\text{nF}$ ; $I_{CP}=6\text{mA}$ ; $V_{SD}=6.4\text{V}$	P_12.1.4
High level output voltage GHx vs. SHx	$V_{Gxx3}$	7	-	-	V	<sup>2)</sup> all other Drivers enabled but not ON; $C_L=10\text{nF}$ ; $I_{CHARGE}\leq3I_D$ ; $I_{CP}=6\text{mA}$ ; $V_{SD}=5.4\text{V}$	P_12.1.5
High level output voltage GLx vs. GND	$V_{Gxx6}$	8	-	-	V	<sup>2) 1)</sup> all other Drivers enabled but not ON; $C_L=10\text{nF}$ ; $I_{CP}=6\text{mA}$ ; $V_{SD}=6.4\text{V}$	P_12.1.6
High level output voltage GLx vs. GND	$V_{Gxx7}$	7	-	-	V	<sup>2)</sup> all other Drivers enabled but not ON; $C_L=10\text{nF}$ ; $I_{CP}=6\text{mA}$ ; $V_{SD}=5.4\text{V}$	P_12.1.7
High level output voltage GLx vs. GND / GHx vs. SHx - Brake Mode	$V_{Gxx\_BM}$	7	-	-	V	all other Drivers enabled but not ON; $C_L=10\text{nF}$ ; $R_{GS}=100\text{k}\Omega$ ; $V_{SD}=5.4\text{V}$	P_12.1.66
High level output voltage GLx vs. GND - Hold Mode	$V_{Gxx\_HM}$	2.5	-	7.1	V	$; C_L=10\text{nF}$ ; $R_{GS}=100\text{k}\Omega$ ; $V_{SD}\geq5.4\text{V}$	P_12.1.67
		4.2	-	7.4	V	<sup>1)</sup> $C_L=10\text{nF}$ ; $R_{GS}=100\text{k}\Omega$ ; $V_{SD}\geq7.4\text{V}$	P_12.1.102
External MOSFET gate-to-source voltage - MOSFET on	$V_{GS(on)}$	5	-	-	V	<sup>1)</sup> $V_{SD}=5.4\text{V}$	P_12.1.103
		7	-	-	V	<sup>1)</sup> $V_{SD}=7.4\text{V}$	P_12.1.95
External MOSFET gate-to-source voltage - MOSFET off	$V_{GS(off)}$	-	-	2	V	<sup>1)</sup> $I_{DISCHARGE}<3I_D$	P_12.1.104
		-	-	3.5	V	<sup>1)</sup> $I_{DISCHARGE}\geq3I_D$	P_12.1.96
Rise time	$t_{rise3\_3nf}$	65	100	130	ns	<sup>1)</sup> 25-75% of $V_{Gxx1}$ ; $C_L=3.3\text{nF}$ ; $I_{CHARGE}=\text{max}$ ; $I_{DISCHARGE}=\text{max}$ ; $V_{SD}\geq7.4\text{V}$	P_12.1.8
Fall time	$t_{fall3\_3nf}$	65	100	130	ns	<sup>1)</sup> 75-25% of $V_{Gxx1}$ ; $C_L=3.3\text{nF}$ ; $I_{CHARGE}=\text{max}$ ; $I_{DISCHARGE}=\text{max}$ ; $V_{SD}\geq7.4\text{V}$	P_12.1.9
Rise time	$t_{risemax}$	100	250	450	ns	25-75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\text{max}$ ; $I_{DISCHARGE}=\text{max}$ ; $V_{SD}\geq7.4\text{V}$	P_12.1.57
Fall time	$t_{fallmax}$	100	250	450	ns	75-25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\text{max}$ ; $I_{DISCHARGE}=\text{max}$ ; $V_{SD}\geq7.4\text{V}$	P_12.1.58

## Electrical Characteristics

**Table 74 MOSFET Driver Output (cont'd)**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Rise time	$t_{rise\min}$	4	-	15	μs	<sup>1)</sup> 25-75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\min$ ; $I_{DISCHARGE}=\min$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.14
Fall time	$t_{fall\min}$	3.5	-	12	μs	<sup>1)</sup> 75-25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\min$ ; $I_{DISCHARGE}=\min$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.15
Absolute rise - fall time difference for all LSx	$t_{r\_f(dif)\text{LSx}}$	-	-	100	ns	25-75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\max$ ; $I_{DISCHARGE}=\max$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.35
Absolute rise - fall time difference for all HSx	$t_{r\_f(dif)\text{HSx}}$	-	-	100	ns	25-75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\max$ ; $I_{DISCHARGE}=\max$ ; $V_{SD}\geq 7.4\text{V}$	P_12.1.36
Resistor between GHx/GLx and GND	$R_{GGND}$	30	40	50	kOhm		P_12.1.11
Resistor between SHx and GND	$R_{SHGN}$	30	40	50	kOhm	<sup>3)</sup> This resistance is the resistance between GHx and GND connected through a diode to SHx. As a consequence the voltage at SHx can rise up to 0,6V typ. before it gets discharged through the resistor.	P_12.1.10
Effective dischargeRDSON	$R_{ONCCP}$	-	9	12	Ohm	50mA forced into Gx, Sx grounded; $I_{DISCHARGE}=63_D$ ; $V_{VCP}=V_{VSD}+14.0\text{V}$ ; $V_{VSD}=13.5\text{V}$	P_12.1.50
Input propagation time (LS on)	$t_{P(ILN)\min}$	-	3	8	μs	<sup>1)</sup> "ON"=1 to 25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\min$	P_12.1.37
Input propagation time (LS off)	$t_{P(ILF)\min}$	-	3	8	μs	<sup>1)</sup> "ON"=0 to 75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{DISCHARGE}=\min$	P_12.1.38
Input propagation time (HS on)	$t_{P(IHN)\min}$	-	3	8	μs	<sup>1)</sup> "ON"=1 to 25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\min$	P_12.1.39
Input propagation time (HS off)	$t_{P(IHF)\min}$	-	3	8	μs	<sup>1)</sup> "ON"=0 to 75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{DISCHARGE}=\min$	P_12.1.40
Input propagation time (LS on)	$t_{P(ILN)\max}$	-	200	350	ns	"ON"=1 to 25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\max$	P_12.1.26
Input propagation time (LS off)	$t_{P(ILF)\max}$	-	200	300	ns	"ON"=0 to 75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{DISCHARGE}=\max$	P_12.1.27
Input propagation time (HS on)	$t_{P(IHN)\max}$	-	200	350	ns	"ON"=1 to 25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=\max$	P_12.1.28

## Electrical Characteristics

**Table 74 MOSFET Driver Output (cont'd)**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Input propagation time (HS off)	$t_{P(IHF)max}$	-	200	300	ns	"ON"=0 to 75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=max$	P_12.1.29
Absolute input propagation time difference between propagation times for all LSx (LSx on)	$t_{Pon(diff)LSx}$	-	-	100	ns	"ON"=1 to 25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=max$	P_12.1.30
Absolute input propagation time difference between propagation times for all LSx (LSx off)	$t_{Poff(diff)LSx}$	-	-	100	ns	"ON"=0 to 75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=max$	P_12.1.41
Absolute input propagation time difference between propagation times for all HSx (HSx on)	$t_{Pon(diff)HSx}$	-	-	100	ns	"ON"=1 to 25% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=max$	P_12.1.42
Absolute input propagation time difference between propagation times for all HSx (HSx off)	$t_{Poff(diff)HSx}$	-	-	100	ns	"ON"=0 to 75% of $V_{Gxx1}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=max$	P_12.1.43

- 1) Not subject to production test, specified by design
- 2) The condition  $I_{CP} = 6 \text{ mA}$  emulates H-Bridge Drive with 2 MOSFET switching at 25 kHz and  $C_L = 10 \text{ nF}$ .
- 3) This resistance is connected through a diode between SHx and GHx to ground.

**Table 75 Charge-Discharge Current Timing Characteristics**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Charge current delay time	$t_{dly(on)}$	-	35	90	ns	<sup>1)</sup> from "ON"=1 to 20% of $I_{chg_x}$ ( $x=0\dots63$ ); $C_L=10\text{nF}$	P_12.1.63
Charge current rise time	$t_{rise(on)}$	-	35	70	ns	<sup>1)</sup> from 20% of $I_{chg_x}$ to $I_{chg_x,min}$ ( $x=0\dots63$ ); $C_L=10\text{nF}$	P_12.1.64
Gate Source Voltage Saturation Time	$t_{sat(on)}$	-	50	100	ns	<sup>1)</sup> from $V_{GS}=V_{GS(on)}$ to $V_{Gxx,min}$ ; $C_L=10\text{nF}$ ; $I_{CHARGE}=63$	P_12.1.68

## Electrical Characteristics

**Table 75 Charge-Discharge Current Timing Characteristics (cont'd)**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Charge current settling time - sequencer mode	$t_{set\_chg(seq)}$	-	-	150	ns	<sup>2) 1)</sup> from any $I_{CHARGE(n)}$ to $I_{CHARGE(n+1)} = 0_D$ or $63_D$ ; $C_L = 10\text{nF}$	P_12.1.69
Discharge current settling time - sequencer mode	$t_{set\_dischqg(seq)}$	-	-	75	ns	<sup>3) 1)</sup> from any $I_{DISCHARGE(n)}$ to $I_{DISCHARGE(n+1)} = 0_D$ or $63_D$ ; $C_L = 10\text{nF}$	P_12.1.70
Discharge current delay time	$t_{dly(off)}$	-	25	80	ns	<sup>1)</sup> from "ON"=0 to 20% of $I_{dischgx}$ ( $x=0\ldots63$ ); $C_L = 10\text{nF}$	P_12.1.71
Discharge current rise time	$t_{rise(off)}$	-	25	50	ns	<sup>1)</sup> from 20% of $I_{dischgx}$ to $I_{dischgx,min}$ ( $x=0\ldots63$ ); $C_L = 10\text{nF}$	P_12.1.72

1) Not subject to production test, specified by design

2)  $I_{CHARGE(n)}$  and  $I_{CHARGE(n+1)}$  are consecutive gate charge current set points in sequencer mode.

3)  $I_{DISCHARGE(n)}$  and  $I_{DISCHARGE(n+1)}$  are consecutive gate discharge current set points in sequencer mode.

**Table 76 Timing Measurement Comparators**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Low-side timing measurement comparator threshold	$V_{SH(\text{low})}$	2	-	2.5	V		P_12.1.73
High-side timing measurement comparator threshold	$V_{SH(\text{high})}$	$V_{SD} - 2.5\text{V}$	-	$V_{SD} - 2\text{V}$	V		P_12.1.74
Delay of low-side timing measurement comparator	$t_{cdly(\text{low})}$	5	-	20	ns		P_12.1.75
Delay of high-side timing measurement comparator	$t_{cdly(\text{high})}$	5	-	25	ns		P_12.1.76

---

**Electrical Characteristics**
**Table 77 Drain source monitoring**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Drain source monitoring threshold	$V_{DSMONVTH}$	0.112	0.145	0.178	V	$BDRV\_CTRL3.DSMONVTH<2:0> =000_B$	P_12.1.46
		0.229	0.27	0.311	V	$BDRV\_CTRL3.DSMONVTH<2:0> =001_B$	P_12.1.105
		0.425	0.5	0.575	V	$BDRV\_CTRL3.DSMONVTH<2:0> =010_B$	P_12.1.106
		0.637	0.75	0.863	V	$BDRV\_CTRL3.DSMONVTH<2:0> =011_B$	P_12.1.107
		0.85	1.00	1.15	V	$BDRV\_CTRL3.DSMONVTH<2:0> =100_B$	P_12.1.108
		1.06	1.25	1.44	V	$BDRV\_CTRL3.DSMONVTH<2:0> =101_B$	P_12.1.109
		1.27	1.5	1.73	V	$BDRV\_CTRL3.DSMONVTH<2:0> =110_B$	P_12.1.110
		1.48	1.75	2.02	V	$BDRV\_CTRL3.DSMONVTH<2:0> =111_B$	P_12.1.111

**Table 78 Open load diagnosis currents**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Pull-Up diagnosis current	$I_{PUDiag}$	-700	-	-300	$\mu\text{A}$	$I_{\text{DISCHARGE}}=0 ; V_{SD}\geq 6.4\text{V}; V_{SHx}=5\text{V}; V_s\geq 5.4\text{V}$	P_12.1.47
Pull-Down diagnosis current	$I_{PDDiag}$	800	-	1450	$\mu\text{A}$	$I_{\text{DISCHARGE}}=0 ; V_{SD}\geq 6.4\text{V}; V_{SHx}=5\text{V}; V_s\geq 5.4\text{V}$	P_12.1.48
Effective Pull-Down diagnosis current overdrive	$I_{PDDiag\_OD}$	200	-	-	$\mu\text{A}$	$I_{\text{DISCHARGE}}=0 ; V_{SD}\geq 6.4\text{V}; V_{SHx}=5\text{V}; V_s\geq 5.4\text{V}$	P_12.1.100

---

**Electrical Characteristics**
**Table 79 Charge pump**

$V_S = 4.4 \text{ V to } 28 \text{ V}$ ,  $V_{SD} = 5.4 \text{ V to } 29 \text{ V}$ ,  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin  
(unless otherwise specified)

<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Output voltage VCP vs. VSD	$V_{CPmin1}$	7.7	-	10.1	V	<sup>1)</sup> Bridge Driver enabled but not ON; $C_{CP1}=220\text{nF}$ ; $C_{CP2}=220\text{nF}$ ; $100\mu\text{A} \leq I_{CP} \leq 6\text{mA}$ ; $V_{SD}=5.4\text{V}$ ; $f_{CP}=250\text{kHz}$	P_12.1.53
Single-Stage Mode Output voltage VCP vs. VSD	$V_{CPsingle}$	10.5	-	12.5	V	<sup>1)</sup> Bridge Driver enabled but not ON, Charge Pump in single-stage mode; $C_{CP1}=220\text{nF}$ ; $C_{CP2}=220\text{nF}$ ; $100\mu\text{A} \leq I_{CP} \leq 6\text{mA}$ ; $V_{SD}=13.5\text{V}$ ; $f_{CP}=250\text{kHz}$	P_12.1.101
Regulated output voltage VCP vs. VSD	$V_{CP}$	11.8	14.8	16.8	V	<sup>1)</sup> Bridge Driver enabled but not ON; $C_{CP1}=220\text{nF}$ ; $C_{CP2}=220\text{nF}$ ; $I_{CP}=6\text{mA}$ ; $V_{SD} \geq 7.4\text{V}$ ; $f_{CP}=250\text{kHz}$	P_12.1.49
Regulated output voltage VCP vs. VSD	$V_{CP\_9V}$	7.4	9.4	11.4	V	<sup>1)</sup> Bridge Driver enabled but not ON; $C_{CP1}=220\text{nF}$ ; $C_{CP2}=220\text{nF}$ ; $I_{CP}=6\text{mA}$ ; $V_{SD} \geq 7.4\text{V}$ ; $f_{CP}=250\text{kHz}$ ; $VCP9V\_SET=1$	P_12.1.98
Turn ON Time	$t_{ON\_VCP}$	27	-	90	$\mu\text{s}$	<sup>2) 1) 3)</sup> from CPCLK_EN='1' to 25% of $V_{CP}$ ; $C_{CP1}=220\text{nF}$ ; $C_{CP2}=220\text{nF}$ ; $C_{VCP}=470\text{nF}$ ; $V_{SD} \geq 7.4\text{V}$ ; $f_{CP}=250\text{kHz}$	P_12.1.59
Rise time	$t_{rise\_VCP}$	55	-	130	$\mu\text{s}$	<sup>2) 1) 3)</sup> from 25% to 75% of $V_{CP}$ ; $C_{CP1}=220\text{nF}$ ; $C_{CP2}=220\text{nF}$ ; $C_{VCP}=470\text{nF}$ ; $V_{SD} \geq 7.4\text{V}$ ; $f_{CP}=250\text{kHz}$	P_12.1.60

1)  $I_{chgx} = 63\text{d}$ ,  $I_{dischgx} = 63\text{d}$ ,  $BDRV\_CTRL3.DSMONVTH<2:0>=111B$ 

2) This time applies when bit DRV\_CP\_CLK\_CTRL.CPCLK\_EN is set

3) Not subject to production test, specified by design

---

## Electrical Characteristics

### 29.13 Operational Amplifier

#### 29.13.1 Electrical Characteristics

**Table 80 Electrical Characteristics Operational Amplifier**

$V_S = 5.5 \text{ V}$  to  $28 \text{ V}$ ,  $T_j = -40^\circ\text{C}$  to  $+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Differential gain (uncalibrated)	$G$	9.5	10	10.5		CSA_CTRL.CSA_GAIN<1:0>=00 <sub>B</sub>	P_13.1.6
		19	20	21		1) CSA_CTRL.CSA_GAIN<1:0>=01 <sub>B</sub>	P_13.1.28
		38	40	42		1) CSA_CTRL.CSA_GAIN<1:0>=10 <sub>B</sub>	P_13.1.29
		57	60	63		1) CSA_CTRL.CSA_GAIN<1:0>=11 <sub>B</sub>	P_13.1.30
Differential input operating voltage range OP2 - OP1	$V_{IX}$	-1.5 / G	-	1.5 / G	V		P_13.1.1
Operating, common mode input voltage range (referred to GND (OP2 - GND) or (OP1 - GND))	$V_{CM}$	-2.0	-	2.0	V		P_13.1.2
Max. input voltage range (referred to GND) (OP2 - GND) or (OP1 - GND)	$V_{IX\_max}$	-7.0	-	7.0	V	max. rating of operational amplifier inputs, where measurement is not done	P_13.1.3
Single ended output voltage range (linear range)	$V_{OUT}$	$V_{zero}$ - 1.5	-	$V_{zero} +$ 1.5	V	2) 1)	P_13.1.4
Linearity error	$E_{LIN}$	-15	-	15	mV	maximum deviation from best fit straight line divided by max. value of differential output voltage range (0.5V - 3.5V); this parameter is determined at $G =$ 40.	P_13.1.5
Gain drift	$\Delta G$	-1	-	1	%	Gain drift after calibration at $G =$ 40.	P_13.1.7
DC input voltage common mode rejection ratio	$DC-CMRR$	58	80	-	dB	CMRR (in dB)= $-20 \log$ (differential mode gain/ common mode gain); - $2V \leq V_{CM} \leq 2V$ ; $V_{OP2}-V_{OP1}=0V$ ; $G=40$	P_13.1.8

---

**Electrical Characteristics**
**Table 80 Electrical Characteristics Operational Amplifier** (cont'd)

$V_S$  = 5.5 V to 28 V,  $T_j$  = -40°C to +175°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


<b>Parameter</b>	<b>Symbol</b>	<b>Values</b>			<b>Unit</b>	<b>Note or Test Condition</b>	<b>Number</b>
		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>			
Settling time to 98%	$T_{SET}$	-	800	1400	ns	<sup>1)</sup> derived from 80 - 20 % rise fall times for ±2V overload condition (3 Tau value of settling time constant)	P_13.1.9
Current Sense Amplifier Input Resistance@ OP1, OP2	$R_{in\_OP1\_OP2}$	1	1.25	1.5	kOhm	<sup>1)</sup>	P_13.1.25

1) Not subject to production test, specified by design

2) Nominal  $V_{zero} = 2$  V (derived from the bandgap voltage:  $V_{zero} = 1.652 * V_{BG}$ )

## Package Outlines

## 30 Package Outlines



**Figure 49 VQFN-48-29 (with LTI)**

**Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:  
<http://www.infineon.com/packages>.

Dimensions in mm

---

**Abbreviations**

## 31 Abbreviations

The following acronyms and terms are used within this document. List see in **Table 81**.

**Table 81 Acronyms**

Acronyms	Name
AHB	Arm® Advanced High-Performance Bus
CCU6	Capture Compare Unit 6
CGU	Clock Generation Unit
CLKMU	Clock Management Unit
CMU	Cyclic Management Unit
CSA	Current Sense Amplifier
DPP	Data Post Processing
ECC	Error Correction Code
EEPROM	Electrically Erasable Programmable Read Only Memory
GPIO	General Purpose Input Output
HV	High Voltage
ICU	Interrupt Control Unit
LDO	Low DropOut voltage regulator
LIN	Local Interconnect Network
LSB	Least Significant Bit
LTI	Lead Tip Inspection
LV	Low Voltage
MCU	Memory Control Unit
MF	Measurement Functions
MPU	Memory Protection Unit
MRST	Master Receive / Slave Transmit, corresponds to MISO in SPI
MSB	Most Significant Bit
MTSR	Master Transmit / Slave Receive, corresponds to MOSI in SPI
MU	Measurement Unit
NMI	Non Maskable Interrupt
NVIC	Nested Vector Interrupt Controller
OSC	Oscillator
OTP	One Time Programmable
PBA	Peripheral Bridge
PC	Program Counter
PCU	Power Control Unit
PD	Pull Down
PGU	Power supply Generation Unit
PLL	Phase Locked Loop

---

**Abbreviations**
**Table 81 Acronyms**

<b>Acronyms</b>	<b>Name</b>
PMU	Power Management Unit
PPB	Private Peripheral Bus
PSW	Program Status Word
PU	Pull Up
PWM	Pulse Width Modulation
RAM	Random Access Memory
RCU	Reset Control Unit
rfu	reserved for future use
RMU	Reset Management Unit
ROM	Read Only Memory
SCU	System Control Unit
SOW	Short Open Window (for WDT1)
SPI	Serial Peripheral Interface
SSC	Synchronous Serial Channel
SWD	Arm® Serial Wire Debug
TCCR	Temperature Compensation Control Register
TMS	Test Mode Select
TSD	Thermal Shut Down
UART	Universal Asynchronous Receiver Transmitter
VBG	Voltage reference Band Gap
VCO	Voltage Controlled Oscillator
WDT	Watchdog timer in SCU-DM (System Control Unit - Digital Modules)
WDT1	Watchdog timer in SCU-PM (System Control Unit - Power Modules)
WMU	Wake-up Management Unit
100TP	100 Times Programmable

---

**Revision History****32 Revision History**

<b>Revision</b>	<b>Date</b>	<b>Changes</b>
1.1	2020-03-23	Chapter 29: Electrical characteristics: - new parameter: P_9.2.40 - changed notes / test condition: P_9.2.11
1.0	2019-07-26	Initial version for AD-Step

## **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2020-03-23**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2020 Infineon Technologies AG.  
All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference  
Z8F65909994**

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.