

PRODUCT/PROCESS CHANGE NOTICE (PCN)

PCN #:N1710-01IProduct Affected:8V49NS0312N2Date Effective:February 8, 2018Contact:TSD Clock TeamE-mail:clocks@idt.com	Date: November 8, 2017 LGI(8)	MEANS OF DISTINGUISHING CHANGED DEVICES: Product Mark Back Mark Date Code Other Datasheet change only Attachment: Yes No Samples: Samples are available now.
DESCRIPTION AND PURPOSE O Die Technology Wafer Fabrication Process Assembly Process Equipment Material Testing Manufacturing Site Data Sheet Other	This notice is to advise ou is updated to 138MHz to r There is no change to the datasheet parameters is sh In the event frequency is h As such, IDT would like to	r customers that the QD fractional output divider's max. frequency neet period jitter compliance. die/package technology or manufacturing. The change in own in Table 28. igher than 138MHz, output clock will have higher period jitter. o recommend customer to use 8V49NS0412 if they need to run wo devices are drop in compatible.
to grant approval or request additiona it will be assumed that this change is	process. NT OF RECEIPT: written notification of this of a l information. If IDT does r acceptable. version manufactured after th	change. Please use the acknowledgement below or E-Mail tot receive acknowledgement within 30 days of this notice the process change effective date until the inventory
Customer:		Approval for shipments prior to effective date.
Name/Date:	E-	Mail Address:
Title:	Pł	ione # /Fax #:
CUSTOMER COMMENTS:		
IDT ACKNOWLEDGMENT OF R	ECEIPT:	
RECD. BY:		DATE:



Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138

PRODUCT/PROCESS CHANGE NOTICE (PCN)

ATTACHMENT 1 - PCN #: N1710-01

PCN Type: Datasheet Revision Change

 Data Sheet Change:
 Yes

 Detail of Change:
 This notice is to advise our customers that the QD fractional output divider's max. frequency is updated to 138MHz to meet period jitter compliance.

The is no change to the die/package technology or manufacturing. The change in datasheet parameters is shown in Table 28.

In the event frequency is higher than 138MHz, output clock will have higher period jitter. As such, IDT would like to recommend customer to use 8V49NS0412 if they need to run above 138MHz since the two devices are drop in compatible.

Datasheet Changes: Table 28

Symbol	le 28: AC Characteristics, ^a V _{CC_X} ^b = V _{CCOX} ^c = 3.3V+5%, T _A = -40°C to +85°C, V _{EE} = 0V nbol Parameter Test Conditions Minimum Typical Maximum							
f _{vco}	VCO Frequency			2400	Typical	2500	┽	
f _{PFD}	Phase / Frequency	cy Detector		5		200	-	
four	T Output Frequency QD1 Tractional Divider Selected QD1 Fractional Divider Selected Bank A Same Frequency and Output Type	nQA[0:3] QB[0:3] nQB[0:3] QC[0:1]		10.91		2500		
1001		QD0, nQD0	Integer Divider Selected	10.91		2500		
			Fractional Divider Selected	20		250	1	
		0.01	Integer Divider Selected	10.91		250		
			Fractional Divider Selected	20		250	-	
				45	Ī			
<i>t</i> sk(b)	Bank Skew ^{d, e, f}	Bank B	Only valid for skew between outputs in			45	F	
	Bank C the same bank	the same bank			20	1		

To: AC Electrical Characteristics

Table 28: AC Characteristics,^a V_{CC,X}^b = V_{CCOX}^c = 3.3V+5%, T_A = -40°C to +85°C, V_{EE} = 0V

Symbol	Parameter VCO Frequency Phase / Frequency Detector Frequency		Test Conditions	Minimum	Typical	Maximum	Units	
f _{VCO}				2400		2500	MHz	
f _{PFD}				5		200	MHz	
fout	Output Frequency	QA[0:3] nQA[0:3] QB[0:3] nQB[0:3] QC[0:1] nQC[0:1]		10.91		2500	MHz	
		QD0, nQD0	Integer Divider Selected	10.91		2500	MHz	
			Fractional Divider Selected	20		138	MHz	
		QD1	Integer Divider Selected	10.91		250	MHz	
			Fractional Divider Selected	20		138	MHz	
<i>t</i> sk(b)	Bank Skew ^{d, e, f}	Bank A	Same Frequency and Output Type			45	ps	
		Bank B	Only valid for skew between outputs in			45		
		Bank C	the same bank			20	1	
-		a						