

FEATURES

- 3.3V and 5V power supply options
- 50ps output-to-output skew
- Synchronous enable/disable
- Master Reset for synchronization
- Internal $75\text{K}\Omega$ input pull-down resistors
- Available in 16-pin SOIC package


DESCRIPTION

The SY10/100EL34/L are low skew $\div 2$, $\div 4$, $\div 8$ clock generation chips designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC-coupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a $0.01\mu\text{F}$ capacitor. The VBB output is designed to act as the switching reference for the input of the EL34/L under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.

The common enable (\bar{EN}) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple EL34/Ls in a system.

PIN CONFIGURATION/BLOCK DIAGRAM



PIN NAMES

Pin	Function
CLK	Differential Clock Inputs
\bar{EN}	Synchronous Enable
MR	Master Reset
VBB	Reference Output
Q ₀	Differential $\div 2$ Outputs
Q ₁	Differential $\div 4$ Outputs
Q ₂	Differential $\div 8$ Outputs

TRUTH TABLE

CLK	\overline{EN}	MR	Function
Z	L	L	Divide
ZZ	H	L	Hold Q ₀₋₂
X	X	H	Reset Q ₀₋₂

NOTE:

Z = LOW-to-HIGH transition

ZZ = HIGH-to-LOW transition

DC ELECTRICAL CHARACTERISTICS⁽¹⁾V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.										
I _{EE}	Power Supply Current 10EL 100EL	—	—	49	—	—	49	—	—	49	—	—	49	mA
V _{BB}	Output Reference Voltage 10EL 100EL	-1.43 -1.38	—	-1.30 -1.26	-1.38 -1.38	—	-1.27 -1.26	-1.35 -1.38	—	-1.25 -1.26	-1.31 -1.38	—	-1.19 -1.26	V
I _{IH}	Input High Current	—	—	150	—	—	150	—	—	150	—	—	150	μA

NOTE:

1. Parametric values specified at:
 5 volt Power Supply Range 100EL34 Series: -4.2V to -5.5V.
 10EL34 Series -4.75V to -5.5V.
 3 volt Power Supply Range 10/100EL34L Series: -3.0V to -3.8V.


AC ELECTRICAL CHARACTERISTICS⁽¹⁾V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.										
t _{PLH} t _{PHL}	Propagation Delay to Output CLK MR	960 650	1100 800	1200 1010	ps									
t _{skew}	Within-Device Skew ⁽²⁾	—	—	50	—	—	50	—	—	50	—	—	50	ps
t _s	Set-up Time EN	400	—	—	400	—	—	400	—	—	400	—	—	ps
t _H	Hold Time EN	200	—	—	200	—	—	200	—	—	200	—	—	ps
V _{PP}	Minimum Input Swing ⁽³⁾	250	—	—	250	—	—	250	—	—	250	—	—	mV
V _{CMR}	Common Mode Range ⁽⁴⁾	-1.3	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	V
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	275	400	525	275	400	525	275	400	525	275	400	525	ps

NOTES:

1. Parametric values specified at:
 5 volt Power Supply Range 100EL34 Series: -4.2V to -5.5V.
 10EL34 Series -4.75V to -5.5V.
 3 volt Power Supply Range 10/100EL34L Series: -3.0V to -3.8V.
2. Skew is measured between outputs under identical transitions.
3. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.
4. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V. The lower end of the CMR range varies 1:1 with V_{EE}. The numbers in the spec table assume a nominal V_{EE} = -3.3V. Note for PECL operation, the V_{CMR} (min) will be fixed at 3.3V – IV_{CMR} (min).

TIMING DIAGRAM



The \overline{EN} signal will freeze the internal clocks to the flip-flops on the first falling edge of CLK after its assertion. The internal dividers will maintain their state during the internal clock freeze and will return to clocking once the internal clocks are unfrozen. The outputs will transition to their next states in the same manner, time and relationship as they would have had the \overline{EN} signal not been asserted.


PRODUCT ORDERING CODE

3.3V

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL34LZC	Z16-2	Commercial	-3.0 to -3.8
SY10EL34LZCTR	Z16-2	Commercial	-3.0 to -3.8
SY100EL34LZC	Z16-2	Commercial	-3.0 to -3.8
SY100EL34LZCTR	Z16-2	Commercial	-3.0 to -3.8

5V

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL34ZC	Z16-2	Commercial	-4.75 to -5.5
SY10EL34ZCTR	Z16-2	Commercial	-4.75 to -5.5
SY100EL34ZC	Z16-2	Commercial	-4.2 to -5.5
SY100EL34ZCTR	Z16-2	Commercial	-4.2 to -5.5

16 LEAD SOIC .150" WIDE (Z16-2)


Rev. 02

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated