# 200 mA, Ultra-Low Quiescent Current, I<sub>Q</sub> 12 μA, Ultra-Low Noise, Low Dropout Regulator

Noise sensitive RF applications such as Power Amplifiers in satellite radios, infotainment equipment, and precision instrumentation require very clean power supplies. The NCP752 is 200 mA LDO that provides the engineer with a very stable, accurate voltage with ultra low noise and very high Power Supply Rejection Ratio (PSRR) suitable for RF applications. The device doesn't require any additional noise bypass capacitor to achieve ultra low noise performance. In order to optimize performance for battery operated portable applications, the NCP752 employs the Auto Low–Power Function for Ultra Low Quiescent Current consumption.

#### **Features**

- Operating Input Voltage Range: 2.0 V to 5.5 V
- Available in Fixed Voltage Options: 0.8 to 3.5 V Contact Factory for Other Voltage Options
- Ultra Low Quiescent Current of Typ. 12 μA
- Ultra Low Noise: 11.5 μV<sub>RMS</sub> from 100 Hz to 100 kHz
- Very Low Dropout: 130 mV Typical at 200 mA
- ±2% Accuracy Over Load/Line/Temperature
- High PSRR: 68 dB at 1 kHz
- Power Good Output
- Internal Soft-Start to Limit the Inrush Current
- Thermal Shutdown and Current Limit Protections
- Stable with a 1 µF Ceramic Output Capacitor
- Available in TSOP-5 and XDFN 1.5 x 1.5 mm Package
- Active Output Discharge for Fast Turn-Off
- These are Pb-Free Devices

## **Typical Applications**

- PDAs, Mobile phones, GPS, Smartphones
- Wireless Handsets, Wireless LAN, Bluetooth<sup>®</sup>, Zigbee<sup>®</sup>
- Portable Medical and Other Battery Powered Devices




Figure 1. Typical Application Schematic



## ON Semiconductor®

http://onsemi.com





XDFN6 CASE 711AE TSOP-5 CASE 483

## **MARKING DIAGRAMS**





XXX = Specific Device Code

A = Assembly Location


M = Date Code


Y = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 19 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

## PIN FUNCTION DESCRIPTION

Pin No. XDFN 6	Pin No. TSOP-5	Pin Name	Description
1	5	OUT	Regulated output voltage pin. A small 1 $\mu\text{F}$ ceramic capacitor is needed from this pin to ground to assure stability.
2	4	PG	Open Drain Power Good Output.
3	2	GND	Power supply ground. Connected to the die through the lead frame. Soldered to the copper plane allows for effective heat dissipation.
4	3	EN	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
5		N/C	Not connected. This pin can be tied to ground to improve thermal dissipation.
6	1	IN	Input pin. A small capacitor is needed from this pin to ground to assure stability.

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 V to 6 V	V	
Output Voltage	V <sub>OUT</sub>	-0.3 V to VIN + 0.3 V	٧	
Enable Input	V <sub>EN</sub>	-0.3 V to VIN + 0.3 V	٧	
Power Good Output	$V_{PG}$	-0.3 V to VIN + 0.3 V	٧	
Output Short Circuit Duration	t <sub>SC</sub>	Indefinite	S	
Maximum Junction Temperature	$T_{J(MAX)}$	150	°C	
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C	
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	٧	
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

- ESD Human Body Model tested per JESD22–A114
  ESD Machine Model tested per JESD22–A115
  Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

## THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics, TSOP-5, Thermal Resistance, Junction-to-Air	$R_{ heta JA}$	224	°C/W
Thermal Characteristics, XDFN6 1.5x1.5mm Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	149	°C/W

<sup>3.</sup> Single component mounted on 1 oz FR 4 PCB with 645 mm<sup>2</sup> cu area.

## **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \leq T_{J} \leq 125~^{\circ}C;~V_{IN} = V_{OUT(NOM)} + 0.3~V~or~2.0~V,~whichever~is~greater;~I_{OUT} = 10~mA,~C_{IN} = C_{OUT} = 1~\mu F,~unless~otherwise~noted.$  Typical values are at  $T_{J} = +25^{\circ}C~(Note~4)$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit	
Operating Input Voltage		V <sub>IN</sub>	2.0		5.5	V	
Undervoltage lock-out	V <sub>IN</sub> rising	UVLO	1.2	1.5	1.9	V	
Output Voltage Accuracy	Vout + 0.3 V ≤ Vin ≤ 5.5 V, Iou	T = 0 – 200 mA	V <sub>OUT</sub>	-2		+2	%
Line Regulation	Vout + 0.3 V ≤ Vin ≤ 5.5 V, I	OUT = 10 mA	Reg <sub>LINE</sub>		300		μV/V
Load Regulation	IOUT = 0 mA to 200	mA	Reg <sub>LOAD</sub>		20		μV/mA
Load Transient	I <sub>OUT</sub> = 1 mA to 200 mA or 200 1 μs, C <sub>OUT</sub> = 1 μ		Tran <sub>LOAD</sub>		±90		mV
Dropout voltage (Note 5)	I <sub>OUT</sub> = 200 mA, V <sub>OUT(nor</sub>	<sub>m)</sub> = 2.5 V	$V_{DO}$		130	200	mV
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(</sub>	nom)	I <sub>CL</sub>	210	400	550	mA
Quiescent current	I <sub>OUT</sub> = 0 mA		ΙQ		12	25	μΑ
Ground current	I <sub>OUT</sub> = 200 mA		I <sub>GND</sub>		150		μΑ
Chartelana	$Ven \le 0.4 V, T_J = +2$	Idis		0.12		μΑ	
Shutdown current	$VEN \le 0 V, V_{IN} = 5.$			0.55	1	μΑ	
EN Pin Threshold Voltage High Threshold Low Threshold	V <sub>EN</sub> Voltage increa V <sub>EN</sub> Voltage decrea	V <sub>EN_HI</sub> V <sub>EN_LO</sub>	0.9		0.4	V	
EN Pin Input Current	V <sub>EN</sub> = 5.5 V	I <sub>EN</sub>		100	500	nA	
Turn-on Time	$C_{OUT}$ = 1.0 $\mu$ F, $I_{OUT}$ = 0 m/F From $V_{OUT}$ = 10% $V_{OUT(NOM)}$	t <sub>ON1</sub>		80		μs	
	C <sub>OUT</sub> = 1.0 μF, I <sub>OUT</sub> = 0 mA From assertion of the EN to 9	t <sub>ON2</sub>		200		μs	
Power Supply Rejection Ratio	VIN = 3 V, VOUT = 2.5 V IOUT = 150 mA	f = 100 Hz f = 1 kHz f = 10 kHz	PSRR		70 68 53		dB
Output Noise Voltage	V <sub>OUT</sub> = 2.5 V, V <sub>IN</sub> = 3 V, I <sub>OUT</sub> = 200 mA f = 100 Hz to 100 kHz		V <sub>N</sub>		11.5		$\mu V_{rms}$
Thermal Shutdown Temperature	Temperature increasing from	T <sub>SD</sub>		160		°C	
Thermal Shutdown Hysteresis	Temperature falling from TsD		T <sub>SDH</sub>	-	20	_	°C
POWER GOOD OUTPUT	•			_	•	_	
PG Threshold Voltage	V <sub>OUT</sub> decreasing	$V_{PG-}$	90	92	94	%V <sub>OUT</sub>	
PG Threshold Voltage	V <sub>OUT</sub> increasing	V <sub>PG+</sub>	92	94	96	%V <sub>OUT</sub>	

PG Threshold Voltage	V <sub>OUT</sub> decreasing	$V_{PG-}$	90	92	94	%V <sub>OUT</sub>
PG Threshold Voltage	V <sub>OUT</sub> increasing	V <sub>PG+</sub>	92	94	96	%V <sub>OUT</sub>
Hysteresis	Measured on V <sub>OUT</sub>			2		%V <sub>OUT</sub>
PG Output Low Voltage	I <sub>OUT(PG)</sub> = 1 mA			0.1	0.4	V
PG Pin Leakage	$V_{IN} = V_{OUT(NOM)} + 0.3 V$			0.002	1	μΑ
PG time-out delay	NCP752A NCP752B	t <sub>RD</sub>		2 200		μs
PG reaction time	NCP752A NCP752B	t <sub>RR</sub>		2 5		μs

<sup>4.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

5. Characterized when Vout falls 100 mV below the regulated voltage at Vin = Vout(Nom) + 0.3 V.




Figure 3. Load Transient Response, 1 mA – 30 mA NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 4. Load Transient Response, 1 mA – 100 mA NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 5. Load Transient Response, 10 mA – 110 mA NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 6. Load Transient Response, 1 mA – 200 mA NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 7. Load Transient Response, 10 mA – 210 mA NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 8. Load Transient Response, 1 mA – 100 mA NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 9. Load Transient Response, 1 mA – 30 mA NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 10. Load Transient Response, 1 mA – 100 mA NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 11. Load Transient Response, 1 mA – 30 mA NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 12. Load Transient Response, 1 mA – 200 mA NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 13. Load Transient Response, 10 mA – 210 mA NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 14. Load Transient Response, 1 mA – 200 mA NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 15. Load Transient Response, 1 mA – 30 mA NCP752A/B, V<sub>OUT</sub> = 3.3 V




Figure 16. Load Transient Response, 1 mA – 100 mA NCP752A/B, V<sub>OUT</sub> = 3.3 V




Figure 17. Load Transient Response, 10 mA – 110 mA NCP752A/B, V<sub>OUT</sub> = 3.3 V




Figure 18. Load Transient Response, 1 mA – 200 mA NCP752A/B, V<sub>OUT</sub> = 3.3 V




Figure 19. Load Transient Response, 10 mA - 200 mA NCP752A/B,  $V_{OUT}$  = 3.3 V




Figure 20. Load Transient Response, 1 mA – 200 mA NCP752A/B, V<sub>OUT</sub> = 3.3 V




Figure 21. Turn-On Response After Asserting EN NCP752A,  $V_{OUT}$  = 0.8 V

Figure 22. Turn-On Response After Asserting EN NCP752B, V<sub>OUT</sub> = 0.8 V




Figure 23. Turn-On Response After Asserting EN NCP752A,  $V_{OUT}$  = 1.8 V

Figure 24. Turn-On Response After Asserting EN NCP752B,  $V_{OUT}$  = 1.8 V




Figure 25. Turn-On Response After Asserting EN NCP752A,  $V_{OUT}$  = 3.3 V

Figure 26. Turn-On Response After Asserting EN NCP752B,  $V_{OUT}$  = 3.3 V




Figure 27. Turn-Off Response After De-asserting EN NCP752A/B, V<sub>OUT</sub> = 0.8 V

Figure 28. Turn-Off Response After De-asserting EN NCP752A/B, V<sub>OUT</sub> = 1.8 V




Figure 29. Turn-Off Response After De-asserting EN NCP752A/B, V<sub>OUT</sub> = 3.3 V




Figure 30. Turn-Off Response Due to Thermal Shutdown NCP752A/B, V<sub>OUT</sub> = 0.8 V




Figure 31. Turn-Off Response Due to Thermal Shutdown, V<sub>OUT</sub> = 1.8 V




Figure 32. Turn-Off Response Due to Thermal Shutdown,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 33. Recovery from Thermal Shutdown NCP752A, V<sub>OUT</sub> = 0.8 V




Figure 34. Recovery from Thermal Shutdown NCP752B, V<sub>OUT</sub> = 0.8 V




Figure 35. Recovery from Thermal Shutdown NCP752A,  $V_{OUT} = 1.8 \text{ V}$ 




Figure 36. Recovery from Thermal Shutdown NCP752B,  $V_{OUT}$  = 1.8 V




Figure 37. Recovery from Thermal Shutdown NCP752A,  $V_{OUT}$  = 3.3 V




Figure 38. Recovery from Thermal Shutdown NCP752B, V<sub>OUT</sub> = 3.3 V




Figure 39. Input Voltage Turn-on Response NCP752B, V<sub>OUT</sub> = 0.8 V




Figure 40. Input Voltage Turn-off Response NCP752B, V<sub>OUT</sub> = 0.8 V




Figure 41. Input Voltage Turn-on Response NCP752B, V<sub>OUT</sub> = 1.8 V




Figure 42. Input Voltage Turn-off Response NCP752B, V<sub>OUT</sub> = 1.8 V




Figure 43. Input Voltage Turn-on Response NCP752B, V<sub>OUT</sub> = 3.3 V




Figure 44. Input Voltage Turn-off Response NCP752B, V<sub>OUT</sub> = 3.3 V




Figure 45. Input Voltage Turn-on Response NCP752B, V<sub>OUT</sub> = 0.8 V

Figure 46. Input Voltage Turn-off Response NCP752B, V<sub>OUT</sub> = 0.8 V




Figure 47. Input Voltage Turn-on Response NCP752B, V<sub>OUT</sub> = 3.3 V

Figure 48. Input Voltage Turn-off Response NCP752B, V<sub>OUT</sub> = 3.3 V




Figure 49. Short–Circuit Response NCP752B,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 50. Recovery from Short-Circuit NCP752B, V<sub>OUT</sub> = 3.3 V




Figure 51. Line Transient 2 V – 2.5 V NCP752A/B,  $V_{OUT}$  = 0.8 V




Figure 52. Line Transient 2 V – 3 V NCP752A/B,  $V_{OUT}$  = 0.8 V




Figure 53. Line Transient 2.3 V - 2.8 V NCP752A/B,  $V_{OUT} = 1.8$  V




Figure 54. Line Transient 2.3 V - 3.3 V NCP752A/B,  $V_{OUT} = 1.8$  V




Figure 55. Line Transient 3.8 V - 4.2 V NCP752A/B,  $V_{OUT}$  = 3.3 V




Figure 56. Line Transient 3.8 V - 4.8 V NCP752A/B,  $V_{OUT}$  = 3.3 V




Figure 57. Output Voltage vs. Temperature  $V_{OUT} = 0.8 \text{ V}$ 

Figure 58. Output Voltage vs. Temperature  $V_{OUT} = 1.8 \text{ V}$ 




Figure 59. Output Voltage vs. Temperature  $V_{OUT} = 3.3 \text{ V}$ 

Figure 60. Dropout Voltage vs. Load Current  $V_{OUT} = 1.8 \text{ V}$ 




Figure 61. Dropout Voltage vs. Load Current V<sub>OUT</sub> = 3.3 V




Figure 62. Quiescent Current vs. Input Voltage  $V_{OUT} = 0.8 \text{ V}$ 




Figure 63. Quiescent Current vs. Input Voltage V<sub>OUT</sub> = 1.8 V




Figure 64. Quiescent Current vs. Input Voltage  $V_{OUT} = 3.3 \text{ V}$ 




Figure 65. Line Regulation vs. Temperature




Figure 66. Load Regulation vs. Temperature




Figure 67. Short-Circuit vs. Temperature




Figure 68. Enable Threshold vs. Temperature




Figure 69. UVLO Threshold vs. Temperature

Figure 70. Disable Current vs. Temperature




Figure 71. Turn-on Time vs. Temperature

Figure 72. PG Threshold vs. Temperature




Figure 73. PG Threshold Hysteresis vs. Temperature

Figure 74. PG Pin Leakage vs. Temperature




Figure 75. PG Low Voltage vs. Temperature

Figure 76. NCP752A PG Reaction Time, Delay Timing




Figure 77. NCP752B PG Reaction Time, Delay Timing

Figure 78. Stability vs. Output Capacitors ESR

#### APPLICATION INFORMATION

The NCP752 is a high performance, 200 mA LDO voltage regulator with open–drain PG flag. This device delivers excellent noise and dynamic performance. Thanks to its adaptive ground current feature the device consumes only 12  $\mu A$  of quiescent current at no–load condition. The regulator features very–low noise of 11.5  $\mu V_{RMS}$ , PSRR of typ. 68 dB at 1 kHz and very good load/line transient response. The device is an ideal choice for battery powered portable applications.

A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as typ. 120 nA from the IN pin.

The device is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design.

#### Input Capacitor Selection (CIN)

It is recommended to connect a minimum of 1  $\mu F$  Ceramic X5R or X7R capacitor close to the IN pin of the device. Larger input capacitors may be necessary if fast and large load transients are encountered in the application. There is no requirement for the min./max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL.

## Output Capacitor Selection (COUT)

The NCP752 is designed to be stable with small 1.0  $\mu F$  and larger ceramic capacitors on the output. The minimum effective output capacitance for which the LDO remains stable is 500 nF. The safety margin is provided to account for capacitance variations due to DC bias voltage, temperature, initial tolerance. There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the  $C_{OUT}$  but the maximum value of ESR should be less than 700 m $\Omega$ 

Larger output capacitors could be used to improve the load transient response or high frequency PSRR characteristics. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature. The tantalum capacitors are generally more costly than ceramic capacitors.

## No-load Operation

The regulator remains stable and regulates the output voltage properly within the  $\pm 2\%$  tolerance limits even with no external load applied to the output.

#### **Enable Operation**

The NCP752 uses the EN pin to enable/disable its output and to control the active discharge function. If the EN pin voltage is < 0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. In case of the option equipped with active discharge – the active discharge transistor is turned—on and the output voltage  $V_{\rm OUT}$  is pulled

to GND through a 1 k $\Omega$  resistor. In the disable state the device consumes as low as typ. 120 nA from the  $V_{IN}$ . If the EN pin voltage > 0.9 V the device is guaranteed to be enabled. The NCP752 regulates the output voltage and the active discharge transistor is turned–off. The EN pin has an internal pull–down current source with typ. value of 100 nA which assures that the device is turned–off when the EN pin is not connected. A build in deglitch time in the EN block prevents from periodic on/off oscillations that can occur due to noise on EN line. In the case that the EN function isn't required the EN pin should be tied directly to IN.

#### **Reverse Current**

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that  $V_{OUT} > V_{IN}$ . Due to this fact in cases where the extended reverse current condition is anticipated the device may require additional external protection.

#### **Output Current Limit**

Output Current is internally limited within the IC to a typical 400 mA. The NCP752 will source this amount of current measured with the output voltage 100 mV lower than the nominal  $V_{OUT}$ . If the Output Voltage is directly shorted to ground ( $V_{OUT} = 0$  V), the short circuit protection will limit the output current to 410 mA (typ). The current limit and short circuit protection will work properly up to  $V_{IN} = 5.5$  V at  $T_A = 25$ °C. There is no limitation for the short circuit duration.

#### Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold (TSD – 160°C typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold (TSDU – 140°C typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

## **Power Dissipation**

As power dissipated in the LDO increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the NCP752 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125 - T_{A}\right]}{\theta_{A}}$$
 (eq. 1)

For reliable operation junction temperature should be limited to +125°C.

The power dissipated by the NCP752 for given application conditions can be calculated as follows:

$$P_{D(MAX)} = V_{IN}I_{GND} + I_{OUT}(V_{IN} - V_{OUT}) \quad (eq. 2)$$

#### **Load Regulation**

The NCP752 features very good load regulation of typical 4 mV in the 0 mA to 200 mA range. In order to achieve this very good load regulation a special attention to PCB design is necessary. The trace resistance from the OUT pin to the point of load can easily approach 100 m $\Omega$  which will cause a 20 mV voltage drop at full load current, deteriorating the excellent load regulation.

## **Line Regulation**

The IC features very good line regulation of 0.3 mV/V measured from  $V_{IN} = V_{OUT} + 0.5 \text{ V}$  to 5.5 V.

#### **Power Supply Rejection Ratio**

At low frequencies the PSRR is mainly determined by the feedback open-loop gain. At higher frequencies in the range

100 kHz - 10 MHz it can be tuned by the selection of  $C_{OUT}$  capacitor and proper PCB layout.

#### **Output Noise**

The IC is designed for very–low output voltage noise. The typical noise performance of 11.5  $\mu V_{RMS}$  makes the device suitable for noise sensitive applications.

#### **Internal Soft Start**

The Internal Soft-Start circuitry will limit the inrush current during the LDO turn-on phase. Please refer to typical characteristics section for typical inrush current values. The soft-start function prevents from any output voltage overshoots and assures monotonic ramp-up of the output voltage.

## **PCB Layout Recommendations**


To obtain good transient performance and good regulation characteristics place  $C_{\rm IN}$  and  $C_{\rm OUT}$  capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated by the formula given in Equation 2.

#### **ORDERING INFORMATION**

Device	V <sub>OUT</sub> Option	Marking	Rotation	Description	Package	Shipping <sup>†</sup>
NCP752AMX18TCG	1.8 V	Α	90°			
NCP752AMX28TCG	2.8 V	D	90°		XDFN6	
NCP752AMX30TCG	3.0 V	Е	90°		(Pb-Free)	
NCP752AMX33TCG	3.3 V	F	90°	Ver. A PG Time-out		
NCP752ASN18T1G	1.8 V	EDA		Delay: 2 μs (Typ)		
NCP752ASN28T1G	2.8 V	EDC		PG Reaction Time: 2 μs (Typ)	TSOP-5	
NCP752ASN30T1G	3.0 V	EDD			(Pb-Free)	3000 / Tape & Reel
NCP752ASN33T1G	3.3 V	EDE				
NCP752BMX18TCG	1.8 V	Α	270°		XDFN6	
NCP752BMX28TCG	2.8 V	D	270°			
NCP752BMX30TCG	3.0 V	Е	270°		(Pb-Free)	
NCP752BMX33TCG	3.3 V	F	270°	Ver. B		
NCP752BSN18T1G	1.8 V	EEA		PG Time-out Delay: 200 μs (Typ) PG Reaction Time: 5 μs (Typ)		
NCP752BSN28T1G	2.8 V	EEC			TSOP-5	
NCP752BSN30T1G	3.0 V	EED			(Pb-Free)	
NCP752BSN33T1G	3.3 V	EEE				


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **PACKAGE DIMENSIONS**



#### PACKAGE DIMENSIONS

#### TSOP-5 CASE 483-02 **ISSUE J**




#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
  OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED I EAD IS ALL OWED IN THIS LOCATION.
- TRIMMED LEAD IS ALLOWED IN THIS LOCATION.
  TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2

	MILLIMETERS				
DIM	MIN MAX				
Α	3.00	BSC			
В	1.50	BSC			
С	0.90	1.10			
D	0.25	0.50			
G	0.95	BSC			
Н	0.01	0.10			
J	0.10	0.26			
K	0.20	0.60			
L	1.25	1.55			
М	0° 10°				
S	2.50 3.00				

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered of ZigBee Alliance.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any reserves the right to make charges without lutriler houce to any products neveral. SciLLC makes no warrany, representation or guarantee regarding the suitability of any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative