250V Low Charge Injection, 8-Channel, High Voltage Analog Switch

Features

- ► HVCMOS[®] technology for high performance
- Very low quiescent power dissipation (-10µA)
- Low parasitic capacitances
- ▶ DC to 50MHz small signal frequency response
- -60dB typical output off isolation at 5.0MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- On-chip shift register, latch and clear logic circuitry
- Flexible high voltage supplies
- Surface mount packages

Applications

- Medical ultrasound imaging
- Non-destructive evaluation
- Inkjet printer heads
- Optical MEMS modules

Block Diagram

General Description

The Supertex HV214 is a low charge injection, 8-channel, high voltage, analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as medical ultrasound imaging, piezoelectric transducer drivers, inkjet printer heads and optical MEMS modules.

Input data is shifted into an 8-bit shift register that can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, the latch enable bar should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS[®] technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., V_{pp}/V_{NN} : +40V/-210V, +125V/-125V, +210V/-40V.



Ordering Information

Part Number	Package Option	Packing		
HV214FG-G		250/Tray		
HV214FG-G M931	48-Lead LQFP	1000/Reel		
HV214PJ-G	28-Lead PLCC	38/Tube		
HV214PJ-G M904	20-Leau PLCC	500/Reel		

-G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings

Parameter	Value
$V_{_{DD}}$ logic power supply voltage	-0.5V to +15V
V_{PP} - V_{NN} supply voltage	260V
$V_{_{\rm PP}}$ positive high voltage supply	-0.5V to V $_{\rm NN}$ +250V
$V_{_{NN}}$ negative high voltage supply	+0.5V to -260V
Logic input voltages	-0.5V to V _{DD} +0.3V
Analog signal range	$\rm V_{_{NN}}$ to $\rm V_{_{PP}}$
Peak analog signal current/channel	2.5A
Storage temperature	-65°C to +150°C
Power dissipation:	
48-Lead LQFP	1.0W
28-Lead PLCC	1.2W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Operating Conditions

Sym	Parameter	Value
V _{DD}	Logic power supply voltage	4.5V to 13.2V
V _{PP}	Positive high voltage supply	40V to V_{NN} +250V
V _{NN}	Negative high voltage supply	-40V to -210V
V _{IH}	High level input logic voltage	$V_{_{DD}}$ -1.5V to $V_{_{DD}}$
V _{IL}	Low-level input logic voltage	0V to 1.5V
V _{SIG}	Analog signal voltage peak-to-peak	$V_{_{\rm NN}}$ +10V to $V_{_{\rm PP}}$ -10V
T _A	Operating free air temperature	0°C to 70°C



cccccccc AAA *May be part of top marking

Package may or may not include the following marks: Si or 48-Lead LQFP



Package may or may not include the following marks: Si or **(f)** 28-Lead PLCC

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{ja}$
48-Lead LQFP	52°C/W
28-Lead PLCC	48°C/W

DC Electrical Characteristics ($T_A = 25^{\circ}C$, over recommended operating conditions unless otherwise noted)

Sym	Parameter	Min	Тур	Max	Units	Conditions
		-	-	55		I _{SIG} = 5.0mA V _{PP} = +40V
		-	-	49		$I_{SIG} = 200 \text{mA}$ $V_{NN}^{PP} = -210 \text{V}$
_		-	-	42		$I_{SIG} = 5.0 \text{mA}$ $V_{PP} = +125 \text{V}$
R _{ONS}	Small signal switch on-resistance	-	-	36	Ω	$I_{SIG} = 200 \text{mA}$ $V_{NN}^{PP} = -125 \text{V}$
		-	-	38		I _{SIG} = 5.0mA V _{PP} = +210V
		-	-	32		$I_{SIG} = 200 \text{mA}$ $V_{NN}^{PP} = -40 \text{V}$
	Small signal switch on-resistance matching	-	-	20	%	I _{SIG} = 5.0mA, V _{PP} = +125V, V _{NN} = -125V
R _{ONL}	Large signal switch on-resistance	-	23	-	Ω	$V_{SIG} = V_{PP}$ -10V, $I_{SIG} = 1.0A$
	Switch off leakage per switch	-	-	10	μA	$V_{SIG} = V_{PP} - 10V \& V_{NN} + 10V$
V	DC offset switch off	-	-	300	mV	R_{LOAD} = 100k Ω
V _{os}	DC offset switch on	-	-	500	mV	R_{LOAD} = 100k Ω
I _{PPQ}	Quiescent V_{PP} supply current	-	-	50	μA	All switches off
I _{NNQ}	Quiescent $V_{_{NN}}$ supply current	-	-	-50	μA	All switches off
I _{PPQ}	Quiescent V_{PP} supply current	-	-	50	μA	All switches on, I_{sw} = 5.0mA
I _{NNQ}	Quiescent $V_{_{NN}}$ supply current	-	-	-50	μA	All switches on, I_{sw} = 5.0mA
I _{sw}	Switch output peak current	-	-	2.0	Α	V _{SIG} duty cycle 0.1%
f _{sw}	Output switch frequency	-	-	50	kHz	Duty cycle = 50%
		-	-	7.0		$\frac{V_{PP} = +40V}{V_{NN} = -210V}$ All output switches are
I _{PP}	Average $V_{_{PP}}$ supply current	-	-	5.0	mA	$V_{PP} = +125V$ $V_{NN} = -125V$ 50kHz with no load
		-	-	5.0		$V_{PP} = +210V$ $V_{NN} = -40V$
		-	-	-7.0		$\frac{V_{PP} = +40V}{V_{NN} = -210V}$ All output switches are
I _{NN}	Average $V_{_{NN}}$ supply current	-	-	-5.0	mA	$V_{PP} = +125V$ $V_{NN} = -125V$ 50 kHz with no load
		-	-	-5.0		V _{PP} = +210V V _{NN} = -40V
I _{DD}	Average V_{DD} supply current	-	-	10	mA	$f_{_{CLK}}$ = 5.0MHz, $V_{_{DD}}$ = 5.0V
I _{DDQ}	Quiescent V_{DD} supply current	-	-	4.0	μA	
I _{SOR}	Data out source current	45	-	-	mA	$V_{OUT} = V_{DD} - 0.7V$
I _{SINK}	Data out sink current	45	-	-	mA	V _{OUT} = 0.7V
C _{IN}	Large input capacitance	-	-	10	pF	
T _A	Ambient temperature range	0	-	70	°C	

AC Electrical Characteristics (V_{DD} = 5.0V, T_A = 25°C, over recommended operating conditions unless otherwise noted)

0		Min	True	Mari					
Sym	Parameter	Min	Тур	Мах	Units	Conditions			
t _{sD}	Set-up time before LE rises	150	-	-	ns				
t _{wLE}	Time width of LE	150	-	-	ns				
t _{DO}	Clock delay time to data out	-	-	150	ns				
t _{wcL}	Time width of CL	150	-	-	ns				
t _{su}	Set-up time data to clock	15	8.0	-	ns				
t _H	Hold time data from clock	35	-	-	ns				
f _{ськ}	Clock frequency	-	-	5.0	MHz	50% duty cycle, $f_{DATA} = f_{CLK}/2$			
t _R , t _F	Clock rise and fall times	-	-	50	ns				
T _{ON}	Turn-on time	-	-	5.0	μs	$V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10k\Omega$			
T _{OFF}	Turn-off time	-	-	5.0	μs	$V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10k\Omega$			
		-	-	20		V _{PP} = +40V, V _{NN} = -160V			
dv/dt	Maximum $V_{_{SIG}}$ slew rate	-	-	20	V/ns	V _{PP} = +125V, V _{NN} = -100V			
		-	-	20		V _{PP} = +210V, V _{NN} = -40V			
	Officelation	-30	-	-		f = 5.0MHz, 1kΩ//15pF load			
K _o	Off isolation	-58	-	-	dB	f = 5.0MHz, 50Ω load			
K _{CR}	Switch crosstalk	-60	-	-	dB	f = 5.0MHz, 50Ω load			
I _{ID}	Output switch isolation diode current	-	-	300	mA	300ns pulse width, 2% duty cycle			
C _{SG(OFF)}	Off capacitance SW to GND	5.0	12	17	pF	0V, f = 1.0MHz			
C _{SG(ON)}	On capacitance SW to GND	25	38	50	pF	0V, f = 1.0MHz			
+V _{SPK}	_	-	-	200		$V = \pm 40V V = 210V P = 500$			
-V _{SPK}		-	-	200		$V_{PP} = +40V, V_{NN} = -210V, R_{LOAD} = 50\Omega$			
+V _{SPK}	Output voltage spike	-	-	200	mV	V _{PP} = +125V, V _{NN} = -125V, R _{LOAD} = 50Ω			
-V _{SPK}		-	-	200		PP 1200, V _{NN} 1200, K _{LOAD} 0002			
+V _{SPK}	-	-	-	200		V _{PP} = +210V, V _{NN} = -40V, R _{LOAD} = 50Ω			
-V _{SPK}		-	-	200		$v_{PP} = +210V, v_{NN} = -40V, R_{LOAD} = 50\Omega$			

Power Up/Down Sequence:

- 1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
- 2. V_{SIG} must be $V_{NN} \le V_{SIG} \le V_{PP}$ or floating during power up/down transistion.
- 3. Rise and fall times of power supplies V_{DD} , V_{PP} , and V_{NN} should not be less than 1.0msec.

Truth Table

	Da	ata in	8-Bit	Shift I	Regist	ter		LE				Ou	tput Sv	vitch St	ate		
D0	D1	D2	D3	D4	D5	D6	D7	LE	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Х	Х	Х	Х	Х	Х	Х	Х	Н	L		Hold Previous State						
Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

The eight switches operate independently. 1.

2. Serial data is clocked in on the $L \rightarrow H$ transition CLK.

The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flows through the З. latch.

4.

 D_{OUT} is high when data in the shift register 7 is high. Shift register clocking has no effect on the switch states if LE is H. 5.

6. The clear input overrides all other inputs.

Logic Timing Waveforms



HV214



HV214

48-Lead LQFP Pin Description

Pin	Function	Pin	Function	Pin	Function		Pin	Function
1	SW5	13	NC	25	VNN	Γ	37	DOUT
2	NC	14	SW2	26	NC		38	NC
3	SW4	15	NC	27	NC		39	SW7
4	NC	16	SW1	28	GND		40	NC
5	SW4	17	NC	29	VDD		41	SW7
6	NC	18	SW1	30	NC		42	NC
7	NC	19	NC	31	NC		43	SW6
8	SW3	20	SW0	32	NC		44	NC
9	NC	21	NC	33	DIN		45	SW6
10	SW3	22	SW0	34	CLK		46	NC
11	NC	23	NC	35	LE		47	SW5
12	SW2	24	VPP	36	CLR		48	NC

28-Lead PLCC Pin Description

Pin	Function	Pin	Function	Pin	Function	Pin	Function
1	SW3	8	SW0	15	NC	22	SW7
2	SW3	9	NC	16	DIN	23	SW6
3	SW2	10	VPP	17	CLK	24	SW6
4	SW2	11	NC	18	LE	25	SW5
5	SW1	12	VNN	19	CL	26	SW5
6	SW1	13	GND	20	DOUT	27	SW4
7	SW0	14	VDD	21	SW7	28	SW4
					-	5	

48-Lead LQFP Package Outline (FG) 7.00x7.00mm body, 1.60mm height (max), 0.50mm pitch



Note:

A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or 1. a printed indicator.

Symbo	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ
	MIN	1.40*	0.05	1.35	0.17	8.80*	6.80*	8.80*	6.80*		0.45			0 0
Dimension (mm)	NOM	-	-	1.40	0.22	9.00	7.00	9.00	7.00	0.50 BSC	0.60		0.25 BSC	3.5 ⁰
()	MAX	1.60	0.15	1.45	0.27	9.20*	7.20*	9.20*	7.20*		0.75			7 °

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001. * This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-48LQFPFG Version, D041309.

28-Lead PLCC Package Outline (PJ) .453x.453in. body, .180in. height (max), .050in. pitch



Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

2. Actual shape of this feature may vary.

Symbo		Α	A1	A2	b	b1	D	D1	E	E1	е	R
	MIN	.165	.090	.062	.013	.026	.485	.450	.485	.450		.025
Dimension (inches)	NOM	.172	.105	-	-	490 .453 .490 .453 .050 BSC	.050 BSC	.035				
(MAX	.180	.120	.083	.021	.032	.495	.456	.495	.456		.045

JEDEC Registration MS-018, Variation AB, Issue A, June, 1993.

Drawings not to scale.

Supertex Doc. #: DSPD-28PLCCPJ, Version B031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

