

# 1-Mbit (1 M × 1) Static RAM

#### Features

- Pin- and function-compatible with CY7C107B/CY7C1007B
- High speed □ t<sub>AA</sub> = 10 ns
- Low active power
- . □ I<sub>CC</sub> = 80 mA @ 10 ns
- Low complementary metal oxide semiconductor (CMOS) standby power

□ I<sub>SB2</sub> = 3 mA

- 2.0 V data retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Transistor transistor logic (TTL) compatible inputs and outputs
- CY7C107D available in Pb-free 28-pin 400-Mil wide Molded SOJ package. CY7C1007D available in Pb-free 28-pin 300-Mil wide Molded SOJ package

### **Functional Description**

The CY7C107D <sup>[1]</sup> and CY7C1007D <sup>[1]</sup> are high-performance CMOS static RAMs organized as 1,048,576 words by 1 bit. Easy memory expansion is provided by an active LOW Chip Enable  $\overline{(CE)}$  and tri-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when deselected. The output pin (D<sub>OUT</sub>) is placed in a high-impedance state when:

- Deselected (CE HIGH)
- When the write operation is active (CE and WE LOW)

Write to the device by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the input pin (D<sub>IN</sub>) is written into the memory location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

Read from the device by taking Chip Enable ( $\overline{CE}$ ) LOW while while forcing Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the data output (D<sub>OUT</sub>) pin.

The CY7C107D and CY7C1007D devices are suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

# Logic Block Diagram



#### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

**Cypress Semiconductor Corporation** Document Number: 38-05469 Rev. \*K 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 24, 2014



# Contents

Pin Configuration	3
Selection Guide	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	10
Ordering Code Definitions	
Package Diagrams	11
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	



# **Pin Configuration**

Figure 1. 28-pin SOJ pinout (Top View) <sup>[2]</sup>

		-	
	28		$V_{CC}$
$A_{11} \square 2$		6	A <sub>9</sub>
A <sub>12</sub> 🖸 3	26		A <sub>8</sub>
A <sub>13</sub> 🗖 4	25		A <sub>7</sub>
A <sub>14</sub> 🗖 5	5 24		A <sub>6</sub>
A <sub>15</sub> □ 6	3 23		A <sub>5</sub>
NC 7	22		$A_4$
A <sub>16</sub> □ 8	8 21		NĊ
A <sub>17</sub> 🗖 9	20		A <sub>3</sub>
A <sub>18</sub> □ 1	0 19		A <sub>2</sub>
A <sub>19</sub>	1 18		A <sub>1</sub>
	2 17		A <sub>0</sub>
WE 🗆 1	3 16		D <sub>IN</sub>
GND □1	4 15	Ρ	CE

# **Selection Guide**

Description	CY7C107D-10 CY7C1007D-10	Unit
Maximum access time	10	ns
Maximum operating current	80	mA
Maximum CMOS standby current, I <sub>SB2</sub>	3	mA



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on $V_{CC}$ relative to GND $^{[3]}$ –0.5 V to +6.0 V
DC voltage applied to outputs in High-Z state $^{[3]}$ 0.5 V to V_{CC} + 0.5 V

DC input voltage $^{[3]}$ 0.5 V to V_CC + 0.5 V	/
Current into outputs (LOW) 20 mA	•
Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V	,
Latch-up current> 200 mA	•

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions			7D-10 )7D-10	Unit
				Min	Max	
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA		2.4	-	V
		I <sub>OH</sub> = -0.1 mA		-	3.4 <sup>[4]</sup>	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage [3]			-0.5	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_I \leq V_{CC}$ , output disabled		-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC} = Max, I_{OUT} = 0 mA,$	100 MHz	-	80	mA
		$f = f_{max} = 1/t_{RC}$	83 MHz	-	72	mA
			66 MHz	-	58	mA
			40 MHz	-	37	mA
I <sub>SB1</sub>	Automatic CE Power-down current – TTL Inputs	$\begin{array}{l} \text{Max } V_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \ f = f_{max} \end{array}$		-	10	mA
I <sub>SB2</sub>	Automatic CE Power-down current – CMOS Inputs	$\begin{array}{l} \mbox{Max } V_{CC}, \ensuremath{\overline{CE}} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \mbox{ or } V_{IN} \leq 0.3V, f = 0 \end{array}$		-	3	mA

Note

- V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
  Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS VIH of 3.5V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



# Capacitance

Parameter <sup>[5]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub> : Addresses	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	7	pF
C <sub>IN</sub> : Controls			10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### Thermal Resistance

Parameter <sup>[5]</sup>	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	58.76	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		40.84	40.54	°C/W

# AC Test Loads and Waveforms







Notes

AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.



### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention		2.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	_	3	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time		t <sub>RC</sub>	_	ns

# **Data Retention Waveform**

#### Figure 3. Data Retention Waveform



#### Notes

- 7. AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c). 8. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50 \ \mu s$  or stable at  $V_{CC(min)} \ge 50 \ \mu s$ .



### Switching Characteristics

Over the Operating Range

Parameter <sup>[9]</sup>	Description	7C107D-10 7C1007D-10		Unit
		Min	Max	
Read Cycle				
t <sub>power</sub> <sup>[10]</sup>	V <sub>CC</sub> (typical) to the first access	100	Ι	μS
t <sub>RC</sub>	Read cycle time	10	Ι	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3		ns
t <sub>ACE</sub>	CE LOW to data valid	-	10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[11]</sup>	3	-	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[11, 12]</sup>	-	5	ns
t <sub>PU</sub> <sup>[13]</sup>	CE LOW to power-up	0	_	ns
t <sub>PD</sub> <sup>[13]</sup>	CE HIGH to power-down	-	10	ns
Write Cycle [14	4]			
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	-	ns
t <sub>AW</sub>	Address set-up to write end	7	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address set-up to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	-	ns
t <sub>SD</sub>	Data set-up to write end	6	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>	_	6	ns

Notes

 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

10. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.

11. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.

12. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state.

13. This parameter is guaranteed by design and is not tested.

<sup>14.</sup> The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



I<sub>SB</sub>

#### **Switching Waveforms**



Notes

15. Device is continuously selected,  $\overline{CE} = V_{IL}$ .

16.  $\overline{\text{WE}}$  is HIGH for read cycle.

17. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



# Switching Waveforms(continued)



#### Figure 7. Write Cycle No. 2 (WE Controlled) <sup>[18]</sup>





### Truth Table

CE	WE	D <sub>OUT</sub>	Mode	Power
Н	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	Data out	Read	Active (I <sub>CC</sub> )
L	L	High Z	Write	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C107D-10VXI	51-85032	28-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1007D-10VXI	51-85031	28-pin (300-Mil) Molded SOJ (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**





# Package Diagrams

Figure 8. 28-pin SOJ (400 Mils) V28.4 (Molded SOJ V28) Package Outline, 51-85032



1. PACKAGE WEIGHT : 1.24g

2. JEDEC REFERENCE : MS-027

51-85032 \*F



# Package Diagrams(continued)



#### NDTE :

- 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
- MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE 3. DIMENSIONS IN INCHES MIN. MAX.





# Acronyms

Acronym	Description	
BGA	Ball Grid Array	
BHE	Byte High Enable	
BLE	Byte Low Enable	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
FBGA	Very Fine-Pitch Ball Grid Array	
I/O	Input/Output	
JTAG	Joint Test Action Group	
SRAM	Static Random Access Memory	
TTL	Transistor-Transistor Logic	
WE	Write Enable	

# **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
MHz	megahertz
μA	microampere
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233722	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165) Pb-free offering in Ordering Information
*В	263769	See ECN	RKF	Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics Table Shaded Ordering Information
*C	307601	See ECN	RKF	Reduced Speed bins to –10 and –12 ns
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added $I_{CC}$ values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from $V_{CC}$ +2V to $V_{CC}$ +1V in footnote #3
*E	802877	See ECN	VKN	Changed $I_{CC}$ specs from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz
*F	2898399	03/24/2010	AJU	Updated Package Diagrams
*G	3104943	12/08/2010	AJU	Added Ordering Code Definitions.
*H	3218989	04/07/2011	PRAS	Added TOC Added Acronyms and Units of Measure table. Updated Package diagrams from *C to *D (51-85032)
*	4040950	06/26/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics Added one more Test Condition " $I_{OH}$ = -0.1mA" for V <sub>OH</sub> parameter and added maximum value corresponding to that Test Condition. Added Note 4 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition " $I_{OH}$ = -0.1mA". Updated Package Diagrams: spec 51-85031 – Changed revision from *D to *E. Updated in new template.
*J	4385003	05/23/2014	MEMJ	Updated Package Diagrams: spec 51-85032 – Changed revision from *E to *F. Completing Sunset Review.
*K	4578500	11/24/2014	MEMJ	Added related documentation hyperlink in page 1.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2007-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05469 Rev. \*K

Revised November 24, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.