

HEF4526B

Programmable 4-bit binary down counter

Rev. 5 — 22 November 2011

Product data sheet

1. General description

The HEF4526B is a synchronous programmable 4-bit binary down counter with active HIGH and active LOW clock inputs (CP0, CP1), an asynchronous parallel load input (PL), four parallel inputs (A0 to A3), a cascade feedback input (CF), four buffered parallel outputs (Q0 to Q3), a terminal count output (TC), an overriding asynchronous master reset input (MR) and a decoded TC output that can be used for divide-by-n applications. In single stage applications the TC output is connected to PL. CF allows cascade divide-by-n operation with no additional gates required.

Information on A0 to A3 is loaded into the counter while PL is HIGH, independent of all other inputs except MR, which must be LOW. When PL and CP1 are LOW, the counter advances on a LOW-to-HIGH transition of CP0. When PL is LOW and CP0 is HIGH, the counter advances on a HIGH to LOW transition of CP1. TC is HIGH when the counter is in the zero state (Q0 = Q1 = Q2 = Q3 = LOW) and CF is HIGH and PL is LOW. A HIGH on MR resets the counter (Q0 to Q3 = LOW) independent of other inputs. The clock input is highly tolerant of slower clock rise and fall times due to Schmitt trigger action.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

2. Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

3. Ordering information


Table 1. Ordering information

All types operate from -40 °C to +85 °C.

| Type number | Package | | |
|-------------|---------|--|----------|
| | Name | Description | Version |
| HEF4526BP | DIP16 | plastic dual in-line package; 16 leads (300 mil) | SOT38-4 |
| HEF4526BT | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |



4. Functional diagram



001aae719

Fig 1. Functional diagram




Fig 2. Timing diagram




Fig 3. Logic diagram

5. Pinning information

5.1 Pinning




Fig 4. Pin configuration

5.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|-----------------|--------------|--------------------------------------|
| A0 to A3 | 5, 11, 14, 2 | parallel input |
| PL | 3 | parallel load input |
| CP0 | 6 | clock input (LOW-to-HIGH, triggered) |
| CP1 | 4 | clock input (HIGH-to-LOW, triggered) |
| CF | 13 | cascade feedback input |
| MR | 10 | asynchronous master reset input |
| TC | 12 | terminal count output |
| Q0 to Q3 | 7, 9, 15, 1 | buffered parallel output |
| V _{DD} | 16 | supply voltage |
| V _{SS} | 8 | ground (0 V) |

6. Functional description

Table 3. Function table^[1]

| MR | PL | CP0 | $\overline{CP1}$ | Mode |
|----|----|--------------|------------------|-----------------------|
| H | X | X | X | reset (asynchronous) |
| L | H | X | X | preset (asynchronous) |
| L | L | \uparrow | H | no change |
| L | L | L | \downarrow | no change |
| L | L | \downarrow | X | no change |
| L | L | X | \uparrow | no change |
| L | L | \uparrow | L | counter advances |
| L | L | H | \downarrow | counter advances |

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; \uparrow = positive-going transition; \downarrow = negative-going transition.


Table 4. Counting mode

CF = HIGH; PL = LOW; MR = LOW.

| Count | Outputs | | | |
|-------|---------|----|----|----|
| | Q3 | Q2 | Q1 | Q0 |
| 15 | H | H | H | H |
| 14 | H | H | H | L |
| 13 | H | H | L | H |
| 12 | H | H | L | L |
| 11 | H | L | H | H |
| 10 | H | L | H | L |
| 9 | H | L | L | H |
| 8 | H | L | L | L |
| 7 | L | H | H | H |
| 6 | L | H | H | L |
| 5 | L | H | L | H |
| 4 | L | H | L | L |
| 3 | L | L | H | H |
| 2 | L | L | H | L |
| 1 | L | L | L | H |
| 0 | L | L | L | L |

Table 5. Single stage operationDivide-by- n ; MR = LOW; CF = HIGH; $\overline{CP1}$ = LOW.

| PL | A3 | A2 | A1 | A0 | Divide by | TC output pulse width |
|----|----|----|----|----|--------------|-----------------------|
| L | X | X | X | X | 16 | one clock period |
| TC | H | H | H | H | 15 | clock pulse HIGH |
| TC | H | H | H | L | 14 | |
| TC | H | H | L | H | 13 | |
| TC | H | H | L | L | 12 | |
| TC | H | L | H | H | 11 | |
| TC | H | L | H | L | 10 | |
| TC | H | L | L | H | 9 | |
| TC | H | L | L | L | 8 | |
| TC | L | H | H | H | 7 | |
| TC | L | H | H | L | 6 | |
| TC | L | H | L | H | 5 | |
| TC | L | L | H | H | 4 | |
| TC | L | L | H | L | 3 | |
| TC | L | L | H | L | 2 | |
| TC | L | L | L | H | 1 | |
| TC | L | L | L | L | no operation | |

**Fig 5. State diagram**

7. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|---|-------|-----------------------|------|
| V _{DD} | supply voltage | | -0.5 | +18 | V |
| I _{IK} | input clamping current | V _I < -0.5 V or V _I > V _{DD} + 0.5 V | - | ±10 | mA |
| V _I | input voltage | | -0.5 | V _{DD} + 0.5 | V |
| I _{OK} | output clamping current | V _O < -0.5 V or V _O > V _{DD} + 0.5 V | - | ±10 | mA |
| I _{I/O} | input/output current | | - | ±10 | mA |
| I _{DD} | supply current | to any supply terminal | - | ±100 | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| T _{amb} | ambient temperature | | -40 | +85 | °C |
| P _{tot} | total power dissipation | DIP16 package | [1] - | 750 | mW |
| | | SO16 package | [2] - | 500 | mW |
| P | power dissipation | per output | - | 100 | mW |

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

8. Recommended operating conditions

Table 7. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------|-------------------------------------|------------------------|-----|-----|-----------------|------|
| V _{DD} | supply voltage | | 3 | - | 15 | V |
| V _I | input voltage | | 0 | - | V _{DD} | V |
| T _{amb} | ambient temperature | in free air | -40 | - | +85 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 5 V | - | - | 3.75 | μs/V |
| | | V _{CC} = 10 V | - | - | 0.5 | μs/V |
| | | V _{CC} = 15 V | - | - | 0.08 | μs/V |

9. Static characteristics

Table 8. Static characteristics $V_{SS} = 0 \text{ V}$; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

| Symbol | Parameter | Conditions | V_{DD} | $T_{amb} = -40^\circ\text{C}$ | | $T_{amb} = 25^\circ\text{C}$ | | $T_{amb} = 85^\circ\text{C}$ | | Unit |
|----------|--|------------|----------|-------------------------------|-----------|------------------------------|-----------|------------------------------|-----------|---------------|
| | | | | Min | Max | Min | Max | Min | Max | |
| V_{IH} | HIGH-level input voltage $ I_O < 1 \mu\text{A}$ | | 5 V | 3.5 | - | 3.5 | - | 3.5 | - | V |
| | | | 10 V | 7.0 | - | 7.0 | - | 7.0 | - | V |
| | | | 15 V | 11.0 | - | 11.0 | - | 11.0 | - | V |
| V_{IL} | LOW-level input voltage $ I_O < 1 \mu\text{A}$ | | 5 V | - | 1.5 | - | 1.5 | - | 1.5 | V |
| | | | 10 V | - | 3.0 | - | 3.0 | - | 3.0 | V |
| | | | 15 V | - | 4.0 | - | 4.0 | - | 4.0 | V |
| V_{OH} | HIGH-level output voltage $ I_O < 1 \mu\text{A}$ | | 5 V | 4.95 | - | 4.95 | - | 4.95 | - | V |
| | | | 10 V | 9.95 | - | 9.95 | - | 9.95 | - | V |
| | | | 15 V | 14.95 | - | 14.95 | - | 14.95 | - | V |
| V_{OL} | LOW-level output voltage $ I_O < 1 \mu\text{A}$ | | 5 V | - | 0.05 | - | 0.05 | - | 0.05 | V |
| | | | 10 V | - | 0.05 | - | 0.05 | - | 0.05 | V |
| | | | 15 V | - | 0.05 | - | 0.05 | - | 0.05 | V |
| I_{OL} | LOW-level output current $V_O = 0.4 \text{ V}$ | | 5 V | 0.52 | - | 0.44 | - | 0.36 | - | mA |
| | | | 10 V | 1.3 | - | 1.1 | - | 0.9 | - | mA |
| | | | 15 V | 3.6 | - | 3.0 | - | 2.4 | - | mA |
| I_{OH} | HIGH-level output current $V_O = 2.5 \text{ V}$ | | 5 V | - | -1.7 | - | -1.4 | - | -1.1 | mA |
| | | | 5 V | - | -0.52 | - | -0.44 | - | -0.36 | mA |
| | | | 10 V | - | -1.3 | - | -1.1 | - | -0.9 | mA |
| | | | 15 V | - | -3.6 | - | -3.0 | - | -2.4 | mA |
| I_I | input leakage current | | 15 V | - | ± 0.3 | - | ± 0.3 | - | ± 1.0 | μA |
| I_{DD} | supply current $I_O = 0 \text{ A}$ | | 5 V | - | 20 | - | 20 | - | 150 | μA |
| | | | 10 V | - | 40 | - | 40 | - | 300 | μA |
| | | | 15 V | - | 80 | - | 80 | - | 600 | μA |
| C_I | input capacitance | | - | - | - | - | 7.5 | - | - | pF |

10. Dynamic characteristics

Table 9. Dynamic characteristics

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; for test circuit see [Figure 7](#); unless otherwise specified.

| Symbol | Parameter | Conditions | V_{DD} | Extrapolation formula | Min | Typ | Max | Unit |
|-----------|--|--|----------|--|-----|-----|-----|------|
| t_{PHL} | HIGH to LOW propagation delay | CP0, $\overline{\text{CP1}}$ to Qn; see Figure 6 | 5 V | [1] $123 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 150 | 300 | ns |
| | | | 10 V | $54 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 65 | 130 | ns |
| | | | 15 V | $42 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 50 | 100 | ns |
| | CP0, $\overline{\text{CP1}}$ to TC; see Figure 6 | | 5 V | $183 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 210 | 420 | ns |
| | | | 10 V | $79 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 90 | 180 | ns |
| | | | 15 V | $62 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 70 | 140 | ns |
| | PL to Qn; see Figure 6 | | 5 V | $173 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 200 | 400 | ns |
| | | | 10 V | $69 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 80 | 160 | ns |
| | | | 15 V | $52 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 60 | 120 | ns |
| | MR to Qn | | 5 V | $113 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 140 | 280 | ns |
| | | | 10 V | $44 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 55 | 110 | ns |
| | | | 15 V | $32 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 40 | 80 | ns |
| t_{PLH} | LOW to HIGH propagation delay | CP0, $\overline{\text{CP1}}$ to Qn; see Figure 6 | 5 V | [1] $123 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 150 | 300 | ns |
| | | | 10 V | $54 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 65 | 130 | ns |
| | | | 15 V | $42 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 50 | 100 | ns |
| | CP0, $\overline{\text{CP1}}$ to TC; see Figure 6 | | 5 V | $183 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 210 | 420 | ns |
| | | | 10 V | $79 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 90 | 180 | ns |
| | | | 15 V | $62 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 70 | 140 | ns |
| | PL to Qn; see Figure 6 | | 5 V | $153 \text{ ns} + (0.55 \text{ ns/pF})C_L$ | - | 180 | 360 | ns |
| | | | 10 V | $59 \text{ ns} + (0.23 \text{ ns/pF})C_L$ | - | 70 | 140 | ns |
| | | | 15 V | $42 \text{ ns} + (0.16 \text{ ns/pF})C_L$ | - | 50 | 100 | ns |
| | transition time | see Figure 6 | 5 V | [1] $10 \text{ ns} + (1.00 \text{ ns/pF})C_L$ | - | 60 | 120 | ns |
| | | | 10 V | $9 \text{ ns} + (0.42 \text{ ns/pF})C_L$ | - | 30 | 60 | ns |
| | | | 15 V | $6 \text{ ns} + (0.28 \text{ ns/pF})C_L$ | - | 20 | 40 | ns |
| t_{su} | set-up time | An to PL; see Figure 6 | 5 V | | 30 | 0 | - | ns |
| | | | 10 V | | 20 | 0 | - | ns |
| | | | 15 V | | 15 | 0 | - | ns |
| t_h | hold time | An to PL; see Figure 6 | 5 V | | 30 | 5 | - | ns |
| | | | 10 V | | 20 | 5 | - | ns |
| | | | 15 V | | 15 | 5 | - | ns |

Table 9. Dynamic characteristics ...continued*V_{SS} = 0 V; T_{amb} = 25 °C; for test circuit see [Figure 7](#); unless otherwise specified.*

| Symbol | Parameter | Conditions | V _{DD} | Extrapolation formula | Min | Typ | Max | Unit | |
|------------------|--|---|-----------------|-----------------------|-----|-----|-----|------|-----|
| t _w | pulse width | CP0 input; LOW; see Figure 6 | 5 V | | 80 | 40 | - | ns | |
| | | | 10 V | | 40 | 20 | - | ns | |
| | | | 15 V | | 30 | 15 | - | ns | |
| | CP1 input; HIGH; see Figure 6 | | 5 V | | 80 | 40 | - | ns | |
| | | | 10 V | | 40 | 20 | - | ns | |
| | | | 15 V | | 30 | 15 | - | ns | |
| | PL input; HIGH; see Figure 6 | | 5 V | | 100 | 50 | - | ns | |
| | | | 10 V | | 40 | 20 | - | ns | |
| | | | 15 V | | 32 | 16 | - | ns | |
| | MR input; LOW | | 5 V | | 130 | 65 | - | ns | |
| | | | 10 V | | 50 | 25 | - | ns | |
| | | | 15 V | | 40 | 20 | - | ns | |
| f _{max} | maximum frequency | PL = LOW; see Figure 6 | 5 V | [2] | | 6 | 12 | - | MHz |
| | | | 10 V | | | 12 | 25 | - | MHz |
| | | | 15 V | | | 16 | 32 | - | MHz |


[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

[2] In the divide-by-n mode (PL connected to TC), the CP0 or CP1 pulse width must be greater than the maximum HIGH to LOW propagation delay for CP0 or CP1 to TC.


Table 10. Dynamic power dissipation P_D*P_D can be calculated from the formulas shown. V_{SS} = 0 V; t_r = t_f ≤ 20 ns; T_{amb} = 25 °C.*

| Symbol | Parameter | V _{DD} | Typical formula for P _D (μW) | where: |
|----------------|---------------------------|-----------------|--|--|
| P _D | dynamic power dissipation | 5 V | P _D = 1000 × f _i + Σ(f _o × C _L) × V _{DD} ² | f _i = input frequency in MHz, |
| | | 10 V | P _D = 4000 × f _i + Σ(f _o × C _L) × V _{DD} ² | f _o = output frequency in MHz, |
| | | 15 V | P _D = 10000 × f _i + Σ(f _o × C _L) × V _{DD} ² | C _L = output load capacitance in pF, V _{DD} = supply voltage in V, Σ(f _o × C _L) = sum of the outputs. |

11. Waveforms



a. Propagation delays for $CP0$, $\overline{CP1}$ to Q_n , and TC , minimum $CP0$ and $\overline{CP1}$ pulse widths and maximum frequency




b. Propagation delays for PL and An to Q_n , setup and hold times for PL to An , Q_n transition times and minimum PL pulse width


Measurement points are given in [Table 11](#).

The logic levels V_{OH} and V_{OL} are typical output voltage levels that occur with the output load.

Fig 6. Waveforms showing switching times



a. Input waveforms



b. Test circuit

Test data is given in [Table 11](#);

Definitions for test circuit:

DUT = Device Under Test;

C_L = Load capacitance, including jig and probe capacitance;

R_L = Load resistance;

R_T = Termination resistance, should be equal to the output impedance Z_o of the pulse generator.

Fig 7. Test circuit for switching times


Table 11. Measurement points and test data

| Supply voltage | Input | | | Load | |
|----------------|----------|----------|--------------|-------|--------------|
| | V_I | V_M | t_r, t_f | C_L | R_L |
| 5 V to 15 V | V_{DD} | $0.5V_I$ | ≤ 20 ns | 50 pF | 1 k Ω |

12. Application information


Some examples of HEF4526B applications are:

- Divide-by-n counter
- Programmable frequency divider



L.S.D. = Least Significant Digit; M.S.D. = Most Significant Digit.

Fig 8. Typical 2-stage programmable down counter (one cycle) application.




L.S.D. = Least Significant Digit; M.S.D. = Most Significant Digit.

Fig 9. Typical 2-stage programmable frequency divider application

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | A ₁ min. | A ₂ max. | b | b ₁ | b ₂ | c | D ⁽¹⁾ | E ⁽¹⁾ | e | e ₁ | L | M _E | M _H | w | Z ⁽¹⁾ max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|----------------|----------------|-------|--------------------------|
| mm | 4.2 | 0.51 | 3.2 | 1.73 1.30 | 0.53 0.38 | 1.25 0.85 | 0.36 0.23 | 19.50 18.55 | 6.48 6.20 | 2.54 | 7.62 | 3.60 3.05 | 8.25 7.80 | 10.0 8.3 | 0.254 | 0.76 |
| inches | 0.17 | 0.02 | 0.13 | 0.068 0.051 | 0.021 0.015 | 0.049 0.033 | 0.014 0.009 | 0.77 0.73 | 0.26 0.24 | 0.1 | 0.3 | 0.14 0.12 | 0.32 0.31 | 0.39 0.33 | 0.01 | 0.03 |

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|--------------------|------------|-------|-------|--|------------------------|----------------------|
| | IEC | JEDEC | JEITA | | | |
| SOT38-4 | | | | | | 95-01-14 03-02-13 |

Fig 10. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 11. Package outline SOT109-1 (SO16)

14. Revision history

Table 12. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|------------------|--------------|---|---------------|------------------|
| HEF4526B v.5 | 20111122 | Product data sheet | - | HEF4526B v.4 |
| Modifications: | | <ul style="list-style-type: none">• Section Applications removed• Table 8: I_{OH} minimum values changed to maximum | | |
| HEF4526B v.4 | 20090921 | Product data sheet | - | HEF4526B_CNV v.3 |
| HEF4526B_CNV v.3 | 19950101 | Product specification | - | HEF4526B_CNV v.2 |
| HEF4526B_CNV v.2 | 19950101 | Product specification | - | - |

15. Legal information

15.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

| | | |
|-----------|---|-----------|
| 1 | General description | 1 |
| 2 | Features and benefits | 1 |
| 3 | Ordering information | 1 |
| 4 | Functional diagram | 2 |
| 5 | Pinning information | 4 |
| 5.1 | Pinning | 4 |
| 5.2 | Pin description | 4 |
| 6 | Functional description | 5 |
| 7 | Limiting values | 7 |
| 8 | Recommended operating conditions | 7 |
| 9 | Static characteristics | 8 |
| 10 | Dynamic characteristics | 9 |
| 11 | Waveforms | 11 |
| 12 | Application information | 12 |
| 13 | Package outline | 14 |
| 14 | Revision history | 16 |
| 15 | Legal information | 17 |
| 15.1 | Data sheet status | 17 |
| 15.2 | Definitions..... | 17 |
| 15.3 | Disclaimers..... | 17 |
| 15.4 | Trademarks..... | 18 |
| 16 | Contact information | 18 |
| 17 | Contents | 19 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 November 2011

Document identifier: HEF4526B