



# PCA9621

65 mA 8-bit 2-wire bus output port

Rev. 1 — 9 March 2011

Product data sheet

## 1. General description

The PCA9621 is a monolithic CMOS integrated circuit for general purpose output drive configurable from a 2-wire bus interface (including I<sup>2</sup>C-bus, SMBus, PMBus, and other systems based on similar principles). Output ports have a 65 mA sink capability, making them ideal for driving LEDs.

The state of the outputs is determined by a programmable 8-bit register which can be read and written via signals from the 2-wire bus (e.g., I<sup>2</sup>C-bus or similar).

The 2-wire bus interface also has 30 mA Fast-mode Plus (Fm+) capability, and consequently can be run in excess of 1 MHz or up to 4000 pF capacitance. As such, the PCA9621 can be connected to other 2-wire devices across long cable connections.

It can be mixed with other Fast-mode Plus slaves in systems driven by Fm+ buffers or by the PCA9646 (fully buffered 4-channel bus switch) to build large scale systems with high-speed or high-capacitance drive capability, for example large scale LED displays or controlled lighting.

## 2. Features and benefits

- 8 individually selectable open-drain output ports
- 65 mA static sink capability on all output ports
- Ports may be paralleled for up to 500 mA drive
- Ideal for simple LED or general purpose output drive
- Fast-mode Plus (30 mA, 4000 pF) 2-wire bus capability
- Works with I<sup>2</sup>C-bus (Standard-mode, Fast-mode, and Fast-mode Plus), SMBus (standard and high power mode), and PMBus
- Fast switching times allow operation in excess of 1 MHz
- Operating voltages from 2.7 V to 5.5 V

## 3. Applications

- LED and 7-segment displays
- Simple high-power (500 mA) LED dimming
- General purpose output
- Instrumentation indicators




## 4. Ordering information

**Table 1. Ordering information**

$T_{amb} = -40$  to  $+85$  °C.

Type number	Topside mark	Package		Version
		Name	Description	
PCA9621D	PCA9621	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
PCA9621PW	PCA9621	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1


## 5. Block diagram



**Fig 1. Block diagram of PCA9621**

## 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0	1	address input 0
A1	2	address input 1
RESET	3	active LOW reset input
P0	4	output port 0
P1	5	output port 1
P2	6	output port 2
P3	7	output port 3
V <sub>SS</sub>	8	negative supply (ground)
P4	9	output port 4
P5	10	output port 5
P6	11	output port 6
P7	12	output port 7
A2	13	address input 2
SCL	14	serial clock line
SDA	15	serial data line
V <sub>DD</sub>	16	positive supply

## 7. Functional description

Refer to [Figure 1 “Block diagram of PCA9621”](#).

### 7.1 V<sub>DD</sub>, V<sub>SS</sub> — DC supply pins

The power supply voltage for the PCA9621 may be any voltage in the range 2.7 V to 5.5 V. All other I/Os are clamped to V<sub>DD</sub> and V<sub>SS</sub> through ESD protection diodes.

### 7.2 SCL, SDA — 2-wire bus interface

The state of the output ports is determined by the Control register, which is set and read via a 2-wire bus interface using I<sup>2</sup>C-bus style signalling. The interface is Fast-mode Plus (Fm+) I<sup>2</sup>C-bus compatible, though the ports contain ESD protection diodes to the positive and negative supplies. Consequently, V<sub>I<sup>2</sup>C-bus</sub> (voltage at SCL and SDA) must remain within the V<sub>DD</sub> and V<sub>SS</sub> supply levels.

### 7.3 P0 to P7 — output ports

There are eight open-drain output ports whose state is determined by the Control register. Programming a ‘1’ or HIGH to the relevant register bit will turn on the corresponding port, resulting at a LOW or ‘0’ at the port. In the case of LED driving, this would result in the LED turning ON.

Programming a ‘0’ or LOW in the register turns off the open-drain port, placing it in a high-impedance mode.

The ports are protected by ESD diodes to the supplies so they must not be driven above the V<sub>DD</sub> or below the V<sub>SS</sub> levels.

### 7.4 RESET — reset IC to default state


The active LOW RESET input is used to disable the buffer and reset it to its default state. The RESET signal will clear the contents of the Control register, turning off all output ports, and resetting the state of the I<sup>2</sup>C-bus slave transceiver block.

### 7.5 Power-On Reset (POR)

During power-on, the PCA9621 is internally held in the reset condition for a maximum of t<sub>rst</sub> = 500 ns. The default condition after reset is for the Control register to be erased (all zeros), resulting in all output ports being off (high-impedance).

## 7.6 A0, A1, A2 — address lines

The slave address of the PCA9621 is shown in [Figure 4](#). The address pins (A2, A1, A0) must be driven to a HIGH or LOW level—they are not internally pulled to a default state.




**Fig 4. Slave address**

The read/write bit must be set LOW to enable a write to the Control register, or HIGH to read from the Control register.

## 7.7 Control register

The Control register of the PCA9621 is shown in [Figure 5](#). Each of the four output ports can be activated independently by setting the appropriate bit in the Control register.



1 = ON (sinking)  
0 = OFF (high-impedance)


**Fig 5. Control register**

A LOW or ‘zero’ bit indicates that the respective channel (P7 to P0) is disabled (high-impedance). The default reset condition of the register is all zeros, all ports high-impedance. A HIGH or ‘one’ bit indicates the respective channel is active (sinking).

Example: Programming C1h (1100 0001b) into the Control register results in ports P0, P6 and P7 being ON (sinking) and the remaining ports being OFF (high-impedance).


## 8. Bus transaction

A typical I<sup>2</sup>C-bus write transaction to the PCA9621 is shown in [Figure 6](#). During a write transaction, the output ports (P0 to P7) of the PCA9621 are updated upon receipt of the STOP condition.



**Fig 6. PCA9621 write transaction to Control register**

A typical read transaction is shown in [Figure 7](#).



**Fig 7. PCA9621 read transaction from Control register**

## 9. Limiting values

**Table 3. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		[1] -0.3	+7	V
V <sub>n</sub>	voltage on any other pin		[1] V <sub>SS</sub> - 0.5	V <sub>DD</sub> + 0.5	V
I <sub>I</sub>	input current	output ports (P0 to P7)	[2] -	100	mA
		SDA, SCL pins	-	40	mA
		address pins A0 to A2; <u>RESET</u> pin	-	20	mA
I <sub>SS</sub>	ground supply current		-	550	mA
P <sub>tot</sub>	total power dissipation		-	300	mW
T <sub>stg</sub>	storage temperature		-55	+125	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] Voltages are specified with respect to pin 8 (V<sub>SS</sub>).

[2] 100 mA for one pin only in the group P0 to P3, and one pin only in the group P4 to P7. Otherwise 70 mA maximum, any pin.


## 10. Characteristics

**Table 4. Characteristics**


$T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ; voltages are specified with respect to ground ( $V_{SS}$ );  $V_{DD} = 5.5\text{ V}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Power supply</b>							
$V_{DD}$	supply voltage	operating	2.7	-	5.5	V	
$I_{DD}$	supply current	quiescent; $V_I$ (RESET pin) = 0 V; $V_{DD} = 5.5\text{ V}$	-	-	1	$\mu\text{A}$	
<b>I<sup>2</sup>C-bus ports (SCL, SDA)</b>							
$V_{I2C\text{-bus}}$	I <sup>2</sup> C-bus voltage	SDA, SCL	$V_{SS} - 0.3$	-	$V_{DD} + 0.3$	V	
$V_{IL}$	LOW-level input voltage	$V_{DD} = 2.7\text{ V}$	[1]	-	-	0.4	V
		$V_{DD} = 5.5\text{ V}$	[1]	-	-	0.5	V
$V_{IH}$	HIGH-level input voltage	$V_{DD} = 2.7\text{ V}$	[1]	1.2	-	-	V
		$V_{DD} = 5.5\text{ V}$	[1]	2.0	-	-	V
$I_{LI}$	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$	
$V_{OL}$	LOW-level output voltage	$I_{OL} = 30\text{ mA}; V_{DD} = 2.7\text{ V}$	-	260	450	mV	
		$I_{OL} = 30\text{ mA}; V_{DD} = 5.5\text{ V}$	-	140	275	mV	
<b>Open-drain output ports (P0 to P7)</b>							
$I_{O(\text{sink})}$	output sink current	LOW-level; port enabled	65	-	-	mA	
$V_{OL}$	LOW-level output voltage	$I_{OL} = 65\text{ mA}$	-	440	725	mV	
		$I_{OL} = 100\text{ }\mu\text{A}$	-	1	-	mV	
<b>RESET</b>							
$V_{IH}$	HIGH-level input voltage	$V_{DD} = 2.7\text{ V}$	2.0	-	-	V	
		$V_{DD} = 5.5\text{ V}$	4.8	-	-	V	
$V_{IL}$	LOW-level input voltage	$V_{DD} = 2.7\text{ V}$	-	-	650	mV	
		$V_{DD} = 5.5\text{ V}$	-	-	900	mV	
$V_{hys}$	hysteresis voltage	$V_{DD} = 2.7\text{ V}$	100	-	-	mV	
		$V_{DD} = 5.5\text{ V}$	200	-	-	mV	
$I_{LI}$	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$	
$t_{w(rst)L}$	LOW-level reset time	$V_I < V_{IL}$	[2]	-	25	ns	
$t_{rst}$	reset time	RESET pin; from $V_I > V_{IH}$	-	250	500	ns	
$t_{POR}$	power-on reset pulse time	RESET pin; from $V_I > V_{IH}$	-	250	500	ns	
<b>Address pins (A0, A1, A2)</b>							
$V_{IH}$	HIGH-level input voltage	$V_{DD} = 2.7\text{ V}$	1.7	-	-	V	
		$V_{DD} = 5.5\text{ V}$	3.5	-	-	V	
$V_{IL}$	LOW-level input voltage	$V_{DD} = 2.7\text{ V}$	-	-	0.7	V	
		$V_{DD} = 5.5\text{ V}$	-	-	1.5	V	
$I_{LI}$	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$	
<b>Timing characteristics</b>							
$t_f$	fall time of both SDA and SCL signals	$R_{PU} = 200\ \Omega$ ; measured from 70 % $V_{DD}$ to 30 % $V_{DD}$	-	16	-	ns	
$t_{v(Q)}$	data output valid time		[3]	-	-	500 ns	


- [1] Supply voltage dependent; refer to graphs (Figure 8 through Figure 10) for typical trend.
- [2] Guaranteed by design, not subject to test.
- [3] Time between STOP condition and output port (P0 to P7) being asserted.



**Fig 8. Typical SDA LOW-level output voltage versus pull-up resistance**



**Fig 9. Typical SDA LOW-level output voltage versus ambient temperature**




**Fig 10. Typical output port (P0 to P7) LOW-level output voltage versus LOW-level output sink current**

## 11. Application information

[Figure 11](#) shows the PCA9621 in conjunction with the PCA9646 bus multiplexer in a LED drive application. Each PCA9621 can drive 8 LEDs, and using the address pins on the IC, up to 8 uniquely addressed devices can sit on one bus branch. The PCA9646 has four such outputs, giving 256 LEDs in the structure shown.


By additionally using the address pins on the PCA9646, the entire structure may be repeated 8 times, allowing 2048 LEDs to be uniquely driven. By additionally placing PCA9646's in series (refer to the PCA9646 data sheet), the structure may be further extensively multiplied into a huge array.




**Fig 11. PCA9621 in a large LED array**

[Figure 12](#) shows a simple 7-segment display drive arrangement. All of the 7 segments plus decimal point can be driven from a single PCA9621. By using the address pins, up to 8 digits can be addressed from a single bus. When running at 1 MHz, all 8 digits can be updated in less than 0.2 ms.

Further, by using the arrangement described above and shown in [Figure 11](#), the number of digits driven may be increased significantly.




[Figure 13](#) shows the PCA9621 used in conjunction with other NXP Semiconductors 2-wire bus buffers to form a multiplexer arrangement. Using the PCA9621 to control multiples of either PCA9521 or PCA9522 produces an isolating bus switch/multiplexer that has fully compliant I<sup>2</sup>C-bus I/O levels, low offset voltages, and large noise margins. Using PCA9522 in this arrangement additionally provides 'hot-swap' capability.



## 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 0.36	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

**Note**

- Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 14. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 15. Package outline SOT403-1 (TSSOP16)

## 13. Handling information

### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the *ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A* or equivalent standards.

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “*Surface mount reflow soldering description*”.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 16](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 5](#) and [6](#)

**Table 5. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 6. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 16](#).



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## 15. Abbreviations

**Table 7. Abbreviations**

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
LED	Light-Emitting Diode
PMBus	Power Management Bus
POR	Power-On Reset
SMBus	System Management Bus

## 16. References

- [1] UM10204, "I<sup>2</sup>C-bus specification and user manual" — NXP Semiconductors; [www.nxp.com/documents/user\\_manual/UM10204.pdf](http://www.nxp.com/documents/user_manual/UM10204.pdf)

## 17. Revision history

**Table 8. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9621 v.1	20110309	Product data sheet	-	-

## 18. Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

malfuction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 18.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

## 19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 20. Contents

<b>1</b>	<b>General description</b>	<b>1</b>
<b>2</b>	<b>Features and benefits</b>	<b>1</b>
<b>3</b>	<b>Applications</b>	<b>1</b>
<b>4</b>	<b>Ordering information</b>	<b>2</b>
<b>5</b>	<b>Block diagram</b>	<b>2</b>
<b>6</b>	<b>Pinning information</b>	<b>3</b>
6.1	Pinning	3
6.2	Pin description	3
<b>7</b>	<b>Functional description</b>	<b>4</b>
7.1	V <sub>DD</sub> , V <sub>SS</sub> — DC supply pins	4
7.2	SCL, SDA — 2-wire bus interface	4
7.3	P0 to P7 — output ports	4
7.4	RESET — reset IC to default state	4
7.5	Power-On Reset (POR)	4
7.6	A0, A1, A2 — address lines	5
7.7	Control register	5
<b>8</b>	<b>Bus transaction</b>	<b>6</b>
<b>9</b>	<b>Limiting values</b>	<b>6</b>
<b>10</b>	<b>Characteristics</b>	<b>7</b>
<b>11</b>	<b>Application information</b>	<b>9</b>
<b>12</b>	<b>Package outline</b>	<b>11</b>
<b>13</b>	<b>Handling information</b>	<b>13</b>
<b>14</b>	<b>Soldering of SMD packages</b>	<b>13</b>
14.1	Introduction to soldering	13
14.2	Wave and reflow soldering	13
14.3	Wave soldering	14
14.4	Reflow soldering	14
<b>15</b>	<b>Abbreviations</b>	<b>15</b>
<b>16</b>	<b>References</b>	<b>15</b>
<b>17</b>	<b>Revision history</b>	<b>15</b>
<b>18</b>	<b>Legal information</b>	<b>16</b>
18.1	Data sheet status	16
18.2	Definitions	16
18.3	Disclaimers	16
18.4	Trademarks	17
<b>19</b>	<b>Contact information</b>	<b>17</b>
<b>20</b>	<b>Contents</b>	<b>18</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 9 March 2011

Document identifier: PCA9621