# **Dual Buffer with 3-State Outputs**

The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

# **Features**

- Extremely High Speed:  $t_{PD}$  2.6 ns (typical) at  $V_{CC} = 5.0 \text{ V}$
- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation
- Over Voltage Tolerant Inputs and Outputs
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- 3-State OE Input is Active-High
- Replacement for NC7WZ126
- Chip Complexity = 72 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol



# ON Semiconductor®

#### www.onsemi.com

# MARKING DIAGRAM



US8 US SUFFIX CASE 493



M2 = Device Code
M = Date Code\*

Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation may vary depending upon manufacturing location.

#### **PIN ASSIGNMENT**

Pin	Function
1	OE
2	A <sub>1</sub>
3	Y <sub>2</sub>
4	GND
5	A <sub>2</sub>
6	Y <sub>1</sub>
7	OE <sub>2</sub>
8	V <sub>CC</sub>

# **FUNCTION TABLE**

Input		Output
OE <sub>n</sub>	An	Yn
Н	Н	Н
Н	L	L
L	Х	Z

X = Don't Caren = 1, 2

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Units
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I <sub>IK</sub>	DC Input Diode Current VI < GND	-50	mA
lok	DC Output Diode Current V <sub>O</sub> < GND	-50	mA
Io	DC Output Sink Current	±50	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature under Bias	+150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	250	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 85°C	250	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- Tested to EIA/JESD22-A114-A.
   Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage Operating Data Retention Only	1.65 1.5	5.5 5.5	V
VI	Input Voltage (Note 5)	0	5.5	V
Vo	Output Voltage (HIGH or LOW State)	0	5.5	V
T <sub>A</sub>	Operating Free–Air Temperature	-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 10 5	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

# DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C -40		-40°C ≤ T <sub>A</sub> ≤ 85°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units	
V <sub>IH</sub>	High-Level Input Voltage		1.65 2.3 to 5.5	0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>			0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>		V	
V <sub>IL</sub>	Low-Level Input Voltage		1.65 2.3 to 5.5			0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>		0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>	V	
V <sub>OH</sub>	High-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub>	$I_{OH} = 100 \mu A$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	1.65 to 5.5 1.65 2.7 3.0 3.0 4.5	V <sub>CC</sub> - 0.1 1.9 2.2 2.4 2.3 3.8	V <sub>CC</sub> 2.1 2.4 2.7 2.5 4.0		V <sub>CC</sub> - 0.1 1.9 2.2 2.4 2.3 3.8		V	
V <sub>OL</sub>	Low-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	$\begin{split} I_{OL} &= 100 \ \mu\text{A} \\ I_{OL} &= 8 \ \text{mA} \\ I_{OL} &= 12 \ \text{mA} \\ I_{OL} &= 16 \ \text{mA} \\ I_{OL} &= 24 \ \text{mA} \\ I_{OL} &= 32 \ \text{mA} \end{split}$	1.65 to 5.5 1.65 2.7 3.0 3.0 4.5		0.20 0.22 0.28 0.38 0.42	0.1 0.3 0.4 0.4 0.55 0.55		0.1 0.3 0.4 0.4 0.55 0.55	V	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5V or GND	0 to 5.5			±0.1		±1.0	μΑ	
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>IN</sub> = 5.5V or V <sub>OUT</sub> = 5.5 V	0			1		10	μΑ	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = 5.5V or GND	5.5			1		10	μΑ	
I <sub>OZ</sub>	3-State Output Leakage	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $0 \text{ V} \le V_{OUT} \le 5.5 \text{ V}$	1.65 to 5.5			±0.5		±5	μА	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# AC ELECTRICAL CHARACTERISTICS ( $t_R = t_F = 3.0 \text{ ns}$ )

			V <sub>CC</sub>	$V_{CC}$ $T_A = 25^{\circ}C$ -		-40°C ≤ T	A ≤ 85°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay AN to YN (Figures 3 and 4, Ta-	$R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$	1.8 ± 0.15 2.5 ± 0.2	2.0 1.0		12 7.5	2.0 1.0	13 8	ns
	ble 1)	$\begin{aligned} R_L &= 1 \text{ M}\Omega, \ C_L = 15 \text{ pF} \\ R_L &= 500 \ \Omega, \ C_L = 50 \text{ pF} \end{aligned}$	3.3 ± 0.3	0.8 1.2		5.2 5.7	0.8 1.2	5.5 6.0	
		$\begin{aligned} R_L &= 1 \text{ M}\Omega, \ C_L = 15 \text{ pF} \\ R_L &= 500 \ \Omega, \ C_L = 50 \text{ pF} \end{aligned}$	5.0 ± 0.5	0.5 0.8		4.5 5.0	0.5 0.8	4.8 5.3	
toslh	(1)	$R_L = 500 \Omega, C_L = 50 pF$	$3.3 \pm 0.3$			1.0		1.0	ns
toshl	(Note 6)	$R_L = 500 \Omega, C_L = 50 pF$	$5.0 \pm 0.5$			0.8		0.8	
t <sub>PZH</sub>	Output Enable Time (Figures 5, 6 and 7, Ta- ble 1)	$R_L = 250 \ \Omega, \ C_L = 50 \ pF$	1.8 ± 0.15 2.5 ± 0.2	3.0 1.8		14 8.5	3.0 1.8	15 9.0	ns
	ble i)		$3.3 \pm 0.3$	1.2		6.2	1.2	6.5	
			5.0 ± 0.5	0.8		5.5	0.8	5.8	
t <sub>PHZ</sub>	Output Enable Time (Figures 5, 6 and 7, Ta-	$R_L$ & R1 = 500 Ω, $C_L$ = 50 pF	1.8 ± 0.15 2.5 ± 0.2	2.5 1.5		12 8.0	2.5 1.5	13 8.5	ns
	ble 1)		3.3 ± 0.3	0.8		5.7	0.8	6.0	
			5.0 ± 0.5	0.3		4.7	0.3	5.0	

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 This specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

# **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	2.5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	2.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 7)	10 MHz, $V_{CC} = 3.3 \text{ V}$ , $V_{I} = 0 \text{ V or } V_{CC}$ 10 MHz, $V_{CC} = 5.5 \text{ V}$ , $V_{I} = 0 \text{ V or } V_{CC}$	9 11	pF

<sup>7.</sup>  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .





Figure 3. Switching Waveform



\*Includes all probe and jig capacitance.

A 1 MHz square input wave is recommended for propagation delay tests.

Figure 4. t<sub>PLH</sub> or t<sub>PHL</sub>





Figure 5. AC Output Enable and Disable Waveform

**Table 1. Output Enable and Disable Times** 


 $t_R$  =  $t_F$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 nsv

	V <sub>CC</sub>					
Symbol	3.3 V ± 0.3 V	2.7 V	2.5 V ± 0.2 V			
V <sub>mi</sub>	1.5 V	1.5 V	V <sub>CC/</sub> 2			
V <sub>mo</sub>	1.5 V	1.5 V	V <sub>CC/</sub> 2			



A 1 MHz square input wave is recommended for propagation delay tests.

Figure 6. t<sub>PZL</sub> or t<sub>PLZ</sub>



A 1 MHz square input wave is recommended for propagation delay tests.

Figure 7. t<sub>PZH</sub> or t<sub>PHZ</sub>

# **DEVICE ORDERING INFORMATION**


Device Order Number	Package Type	Shipping <sup>†</sup>
NL27WZ126USG	US8 (Pb-Free)	3000 / Tape & Reel
NLV27WZ126USG*	(1 D-1 166)	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

#### PACKAGE DIMENSIONS

# US8 CASE 493-02 ISSUE D



#### **NOTES**

Р

R

U

0.23

0.23

0.37

0.60

0.12 BSC

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION A DOES NOT INCLUDE MOLD
  FLASH, PROTRUSION OR GATE BURR. MOLD
  FLASH, PROTRUSION AND GATE BURR SHALL
  NOT EXCEED 0.14MM (0.0055") PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD
  FLASH OR PROTRUSION. INTERLEAD FLASH
  AND PROTRUSION SHALL NOT EXCEED 0.14MM
  (0.0056") BDED SIDE.
- (0.0055") PER SIDE. LEAD FINISH IS SOLDER PLATING WITH

MILLIMETERS

THICKNESS OF 0.0076-0.0203MM (0.003-0.008"). ALL TOLERANCE UNLESS OTHERWISE SPECIFIED ±0.0508MM (0.0002").

DIM	MIN	MAX	MIN	MAX	
Α	1.90	2.10	0.075	0.083	
В	2.20	2.40	0.087	0.094	
С	0.60	0.90	0.024	0.035	
D	0.17	0.25	0.007	0.010	
F	0.20	0.35	0.008	0.014	
G	0.50	BSC	0.020 BSC		
Н	0.40	REF	0.016	REF	
J	0.10	0.18	0.004	0.007	
K	0.00	0.10	0.000	0.004	
L	3.00	3.20	0.118	0.128	
М	0 °	6 °	0 °	6 °	
N	0 °	10 °	0 °	10 °	

0.33

0.80

0.47

0.009 0.013


0.015 0.019

0.024 0.031

0.005 BS0

0.34 0.010 0.013

#### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative