

STE48NM60

N-CHANNEL 650V @ Tjmax - 0.09Ω - 48A ISOTOP MDmesh™ MOSFET

Table 1: General Features

TYPE	V _{DSS} (@Tjmax)	R _{DS(on)}	Ι _D
STE48NM60	650V	< 0.11Ω	48 A

- TYPICAL $R_{DS}(on) = 0.09\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS

DESCRIPTION

The MDmeshTM is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESHTM horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary stip technique yields overall dynamic performance inat is significantly better than that of similar competition's products.

APPLICATIONS

The MDmeshTM family is very suitable for increasing power density of high vo tage converters allowing system miniaturization and higher efficiencies.

Figure 1: Package




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

SALES TYPE		MARKING	PACKAGE	PACKAGING	
	STE48NM60	E48NM60	ISOTOP	TUBE	

March 2005 1/9

Table 3: Absolute Maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate- source Voltage	±30	V
I _D	Drain Current (continuous) at T _C = 25°C	48	А
I _D	Drain Current (continuous) at T _C = 100°C	30	А
I _{DM} (•)	Drain Current (pulsed)	192	А
P _{TOT}	Total Dissipation at T _C = 25°C	450	W
	Derating Factor	3.57	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
V _{ISO}	Insulation Winthstand Voltage (AC-RMS)	2500	V
T _{stg}	Storage Temperature	-65 to 150	°CC
Tj	Max. Operating Junction Temperature	150	°C

^(•)Pulse width limited by safe operating area

Table 4: Thermal Data

Rthj-case	Thermal Resistance Junction-case	Max	0.28	°C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	30	°C/W
T _I	Maximum Lead Temperature For Soldering	300	°C	

^(*) with conductive GREASE Applies

Table 5: Avalanche Characteristics

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	15	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{LR} = 35$ V)	850	mJ

ELECTRICAL CHARACT FRISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED)

Table 6: On/Off

Symbol	Farameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	ี่ D:ว่า-∍ource Br⊎akdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	600			V
iP2°,	Zero Gate Voltage	V _{DS} = Max Rating			10	μA
0.	Drain Current (V _{GS} = 0)	V _{DS} = Max Rating, T _C = 125°C			100	μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 30V$			±100	nA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 22.5A		0.09	0.11	Ω

\7/.

⁽¹⁾ I_{SD} \leq 48A, di/dt \leq 400 A/ μ s, V_{DD} \leq V(BR)DSS, T_i \leq T_{JMAX}.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Table 7: Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$, $I_D = 24A$		20		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1$ MHz, $V_{GS} = 0$		3800 1250 80		pF pF pF
C _{oss eq.} (2)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 480V$		340		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.4		Ω
t _{d(on)} t _r	Turn-on Delay Time Rise Time	V_{DD} = 250V, I_{D} = 22.5A R_{G} = 4.7 Ω V_{GS} = 10V (see Figure 14)		30 20	AU	n3 113
t _{r(Voff)} t _f t _C	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 400V$, $I_{D} = 45A$, $R_{G} = 4.7\Omega$, $V_{GS} = 10V$	<	16 23 40	x (S	ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 400V, I_D = 45A,$ $V_{GS} = 10V$ (see Figure 18)	10	96 31 43	134	nC nC nC

Table 8: Source Drain Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current	1,000			48	Α
I _{SDM} (2)	Source-drain Current (pulsed)	,(5), 50'			192	Α
V _{SD} (1)	Forward On Voltage	SD - 45A, VGS = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Chains Reverse Recovery Chains	$v_{SD} = 45A$, di/dt = 100A/ μ s, $v_{DD} = 100 \text{ V}$, $v_{j} = 25^{\circ}\text{C}$ (see Figure 16)		508 10 40		ns µC A
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Fedovery Charge Reverse Recovery Current	$I_{SD} = 45A$, di/dt = 100A/ μ s, $V_{DD} = 100 \text{ V}$, $T_j = 150^{\circ}\text{C}$ (see Figure 16)		650 14 43		ns µC A

^{1.} Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Cost and be defined as a constant equivalent capacitance giving the same charging time as Cost when VDS increases from 0 to 80% '/Ds3

Figure 3: Safe Operating Area




Figure 4: Output Characteristics




Figure 5: Transconductance




Figure 6: Thermal Impedance




Figure 7: Transfer Character's ic 3





Figure 8: Static Drain-source On Resistance



47/

Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature




Figure 11: Source-Drain Diode Forward Characteristics




Figure 12: Capacitance Variations




Figure 13: Normalized On Resistance vs Temperature




Figure 14: Unclamped Inductive Load Test Circuit




Figure 15: Switching Times Test Circuit For Resistive Load




Figure 16. Test Circuit For Inductive Load Switching and Diode Recovery Times




Figure 17: Unclamped Inductive Wafeform





Figure 18: Gate Charge Test Circuit



ISOTOP MECHANICAL DATA

DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
E	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.70:
G	31.5		31.7	1.240		1.248
Н	4			0.157	01	
J	4.1		4.3	0.161		0.169
K	14.9		15.1	0.586	DIO	0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.403		1.503
N	4			J.157		
0	7.8		8.2	0.307		0.322




Table 9: Revision History

Date	Revision	Description of Changes
30/Mar/2005	2	Modified value in table 7

Obsolete Product(s) obsolete Product(s)
Obsolete Product(s) obsolete Product(s)

A7/.

Solete Producits). Obsolete Producits) inforce Infirmation turnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

