



High efficiency, high-side switch with extended diagnostics and smart driving for capacitive loads





# Product status link IPS1025H IPS1025H-32 IPS1025HQ IPS1025HQ-32



#### **Features**

- 8 V to 60 V operating supply voltage range
- Operating output current: 2.4 A (IPS1025H/HQ) or 5.6 A (IPS1025H-32/HQ-32)
- · Smart driving of capacitive load
- Fast demagnetization of inductive loads
- · Under-voltage lock-out
- V<sub>CC</sub> over-voltage protection
- · Output overload and over-temperature protections
- · Case over-temperature protection
- Ground disconnection protection
- · Overload event diagnostic pin
- · Over-temperature event diagnostic pin
- Designed to meet IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5
- Packages: PowerSSO-24 and QFN48L 8x6x0.9 mm

## **Applications**

- Programmable logic control
- Vending machines
- · Industrial PC peripheral input/output
- · Numerical control machines
- · General high-side switch applications

#### **Description**

The IPS1025H/HQ and IPS1025H-32/HQ-32 are single high-side switch ICs able to drive capacitive, resistive or inductive loads with one side connected to ground.

The very low R<sub>DS-ON</sub> ( $\leq$  25 m $\Omega$  up to T<sub>J</sub> = 125 °C) makes the IC suitable for the applications with up to 2.4 A (IPS1025H/HQ) or 5.6 A (IPS1025H-32/HQ-32) steady state operating current.

The output channel is protected against junction over-temperature events by a junction temperature sensor, and a further temperature sensor is included to monitor case temperature, so the overheated output channel can only be turned back ON when the case temperature returns below the reset temperature.

The embedded overload protection circuit monitors the output current and, on triggering of the activation threshold ( $I_{PK}$ ), starts modulating the impedance of the output switch to limit the output current to  $I_{LIM}$ , for both IC and load protection.

The IC offers two different sets of activation threshold and limitation levels ( $I_{PKH}$ ,  $I_{LIMH}$  and  $I_{PKL}$ ,  $I_{LIML}$ ) for smart driving of capacitive loads (such as bulb lamps) and loads with initial peak current requirements.

The IC diagnostics is based on FLT<sub>1</sub> and FLT<sub>2</sub> pins (both current source); activated by respective overload or overtemperature events on the output channel.



# 1 Block diagram

**UNDERVOLTAGE** LOCKOUT  $V_{\text{CC}}$  CLAMP FLT<sub>X</sub> **X2 OUTPUT CLAMP** CONTROL IN **LOGIC CURRENT LIMITATION** OUT **JUNCTION TEMP** I<sub>PD</sub> **DETECTION**  $R_{PD}$ **CASE TEMP DETECTION** GND


Figure 1. IPS1025H/HQ, IPS1025H-32/HQ-32 block diagram

DS13780 - Rev 4 page 2/36



## 2 Pin connection

Figure 2. Pin connections (top through view)



**Table 1. Pin descriptions** 

	Pin no.		
PSSO24	QFN48L	Name	Description
1, exposed pad	exposed pad	VCC	Supply voltage
2,3	1,2,4,5,7,8,9,10,11,12,14,16,25,26,2 7,28,29,30,31,32,33,34,43,45,47	NC	Internally not connected.  If necessary, these pins can be routed in the application
4	13	FLT2	Overload event diagnostic pin
5 to 20	17 to 24, 35 to 42	OUT	Power stage output channel.  Short these pins on the same net of the application board
21	46	FLT1	Over-temperature event diagnostic pin
22	48	IPD	Initial current duration / level selector. Connect to GND by a capacitor to set duration of $I_{PKH}$ (see Section 7.3 and Table 9 / Table 10). Connect to IN pin by a 220 k $\Omega$ resistor to disable initial $I_{PKH}$ threshold (the over-current limit is only $I_{PKL}$ ). Connect to GND by a 10 k $\Omega$ resistor to disable $I_{PKL}$ (the over-current threshold is only $I_{PKH}$ ). Note: Leaving $I_{PD}$ floating is equivalent to a 1 $\mu$ s duration for $I_{PKH}$ .
23	3	IN	Input
24	6	GND	Device ground

DS13780 - Rev 4 page 3/36



# 3 Absolute maximum ratings

Absolute maximum ratings are the values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referenced to GND.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.3 to 65	V
Icc	Maximum DC reverse current (from GND to V <sub>CC</sub> )	-250	mA
l <sub>out</sub>	Output stage current	Internally limited	А
-l <sub>OUT</sub>	Reverse current (from OUT to V <sub>CC</sub> )	5	А
V <sub>IN</sub>	IN pin voltage	-0.3 to V <sub>CC</sub>	V
I <sub>IN</sub>	IN pin current	-10/+10	mA
V <sub>PD</sub>	I <sub>PD</sub> pin voltage	-0.3 to 5.5	V
I <sub>PD</sub>	I <sub>PD</sub> pin current	-1/+10	mA
V <sub>FAULT</sub>	FLT pins voltage	-0.3 to 5.5	V
I <sub>FAULT</sub>	FLT pins current	-1 <sup>(1)</sup> /+10	mA
E	Single pulse avalanche energy	14 <sup>(2)</sup>	J
E <sub>AS</sub>	$(T_{AMB} = 125  ^{\circ}C,  V_{CC} = 24  V,  I_{OUT} = 2  A)$	5.8(3)	J
P <sub>TOT</sub>	Power Dissipation at T <sub>C</sub> = 25 °C	Internally limited	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
T <sub>J</sub>	Junction Operating Temperature	Internally limited	°C
T <sub>C</sub>	Case Operating Temperature	-40 to 150	°C

<sup>1.</sup> intended as worst case when IC is in normal operation (no fault)

DS13780 - Rev 4 page 4/36

<sup>2.</sup> IPS1025H / IPS1025H-32

<sup>3.</sup> IPS1025HQ/IPS1025HQ-32



# 4 Thermal data

Table 3. Thermal data

Symbol	Parameter	PSSO24	QFN48L	Unit
R <sub>th(JC)</sub> (1)	Thermal resistance junction-case	0.7	1	°C/W
R <sub>th(JA)</sub> (2)	Thermal resistance junction-ambient	22	26	°C/W

<sup>1.</sup> Rth between the die and the bottom case surface measured by cold plate as per JESD51.

DS13780 - Rev 4 page 5/36

<sup>2.</sup> JESD51-7.



# 5 Electrical characteristics

(8 V < V<sub>CC</sub> < 60 V; -40 °C < T<sub>J</sub> < 125 °C, unless otherwise specified)

Table 4. Supply

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{UVON}$	Under-voltage ON threshold	-	6.9	-	8	V
V <sub>UVOFF</sub>	Under-voltage OFF threshold	-	6.5	-	7.8	V
V <sub>UVH</sub>	Under-voltage hysteresis	-	0.15	0.5	-	V
		V <sub>CC</sub> = 24 V, IN = GND, OUT = open load;	0.28	-	0.64	mA
I <sub>SOFF</sub>	Supply current in OFF state	V <sub>CC</sub> = 36 V, IN = GND, OUT = open load;	0.28	-	0.64	mA
		V <sub>CC</sub> = 60 V, IN = GND, OUT = open load;	0.29	-	0.685	mA
		V <sub>CC</sub> = 24 V, IN = 5 V, OUT = open load;	1.05	-	2.25	mA
I <sub>SON</sub>	Supply current in ON state	V <sub>CC</sub> = 36 V, IN = 5 V, OUT = open load;	1.15	-	2.35	mA
		V <sub>CC</sub> = 60 V, IN = 5 V, OUT = open load;	1.35	-	2.55	mA

Table 5. Output stage

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
R <sub>DSON</sub>	On-state resistance	$V_{CC} = 24 \text{ V}, R_{LOAD} = 12 \Omega,$ @ $T_J = 25 ^{\circ}\text{C}$	-	12	15	mΩ
NDSON	On-state resistance	$V_{CC} = 24 \text{ V}, R_{LOAD} = 12 \Omega,$ @ $T_J = 125 ^{\circ}\text{C}$	-	-	25	mΩ
V <sub>OUT(OFF)</sub>	OFF state output voltage	V <sub>IN</sub> = 0 V and I <sub>OUT</sub> = 0 A	-	-	2	V
I <sub>OUT(OFF)</sub>	OFF state output current	V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = 0 V	-	-	10	μA

#### Table 6. Switching

(V<sub>CC</sub> = 24 V; -40 °C < T<sub>J</sub> < 125 °C, R<sub>LOAD</sub> = 12  $\Omega$ , input rise time < 0.1  $\mu$ s)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r</sub>	Rise time		-	30	60	μs
t <sub>f</sub>	Fall time		-	25	60	μs
t <sub>PD(L-H)</sub>	Propagation delay time IN to OUT, low to high		-	13	25	μs
t <sub>PD(H-L)</sub>	Propagation delay time IN to OUT, high to low		-	60	100	μs
td(Vccon)	Propagation delay time IN to OUT at power-on	$V_{IN} = V_{CC}$ and rising from 0 to 24 V	150	500	1600	μs

DS13780 - Rev 4 page 6/36








Table 7. Input pin (IN)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input pin low level voltage	-	-	-	0.8	V
V <sub>IH</sub>	Input pin high level voltage	-	2.2	-	-	V
V <sub>I(HYST)</sub>	Input pin hysteresis voltage	-	-	0.4	-	V
	land the company	V <sub>IN</sub> = V <sub>CC</sub> = 36 V	-	-	200	
IIN	Input pin current	V <sub>IN</sub> = V <sub>CC</sub> = 60 V	-	-	600	μA

Table 8. Diagnostic pins (FLT<sub>1</sub>, FLT<sub>2</sub>)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
IH <sub>FLT</sub>	Diagnostic nine course current in fault condition	V <sub>FLT</sub> = 1 V (fault condition active)	-2.0	-	-4.0	mA
" 'FLI	Diagnostic pins source current in fault condition	tic pins source current in fault condition $V_{FLT} = 5 \text{ V}$ (fault condition active)	-0.4	-0.7	-1.0	mA
IL <sub>FLT</sub>	Diagnostic pins leakage current	Normal operation V <sub>CC</sub> = 60 V	0	-	-25	μA
BT <sub>FLT</sub>	Diagnostic pins blanking time	@ T <sub>J</sub> = 25 °C	200	-	470	μs
	Diagnosto pino Diamang amo	-	60	-	550	μs
VCL <sub>FLT</sub>	Diagnostic pins clamp voltage	I <sub>FLT</sub> = +1 mA	6	6.8	8	V
VOLFLI	Diagnostic pins ciamp voltage	I <sub>FLT</sub> = -1 mA	-	-	0.7	·

DS13780 - Rev 4 page 7/36



Table 9. IPS1025H/HQ Overload protections

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Overload	with Dual Threshold Protection: $I_{PD}$ pin to GND by $C_{PD}$ (4	70 pF ≤ C <sub>PD</sub> ≤ 470	nF); s	ee Section 7.3	.1	
I <sub>PKH</sub>	Initial over-current activation threshold		-	15.4	-	Α
I <sub>LIMH</sub>	Initial over-current limitation level		6.25	9.0	11.75	Α
D <sub>PK</sub>	Time limit of Initial over-current	V <sub>CC</sub> = 24 V	-	215*C <sub>PD</sub> [nF]	-	μs
I <sub>PKL</sub>	Steady state over-current activation threshold	V <sub>CC</sub> = 24 V	-	8.0	-	Α
I <sub>LIML</sub>	Steady state over-current limitation level		2.5	3.5	4.5	Α
I <sub>HYS</sub>	Steady state output Current limitation hysteresis		-	0.3	-	Α
I <sub>LIML-OFF</sub>	Steady state over-current limitation deactivation threshold		-	I <sub>LIML</sub> - I <sub>HYS</sub>	-	Α
Overload	with Single Level (Lowest) Protection: I <sub>PD</sub> pin connected	to IN by 10 kΩ res	istor;	see Section 7.	3.2	
I <sub>PKL</sub>	Steady state over-current activation threshold		-	8.0	-	Α
I <sub>LIML</sub>	Steady state over-current limitation level	V - 24 V	2.5	3.5	4.5	Α
I <sub>HYS</sub>	Steady state output Current limitation hysteresis	V <sub>CC</sub> = 24 V	-	0.3	-	Α
I <sub>LIML-OFF</sub>	Steady state over-current limitation deactivation threshold		-	I <sub>LIML</sub> -I <sub>HYS</sub>	-	Α
Overload	with Single Level (Highest) Protection: I <sub>PD</sub> pin connected	to GND by 10 kΩ	resiste	or; see Section	7.3.3	
I <sub>PKH</sub>	Initial over-current activation threshold	V <b>- 24</b> V	-	15.4	-	Α
I <sub>LIMH</sub>	Initial over-current limitation level	V <sub>CC</sub> = 24 V	6.25	9.0	11.75	Α

Table 10. IPS1025H-32/HQ-32 Overload protections

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Overload	with Dual Threshold Protection: $I_{PD}$ pin to GND by $C_{PD}$ (4	170 pF ≤ C <sub>PD</sub> ≤ 470	nF); s	ee Section 7.3.	1	
I <sub>PKH</sub>	Initial over-current activation threshold		-	25.1	-	Α
I <sub>LIMH</sub>	Initial over-current limitation level		12.5	17.9	23.2	Α
D <sub>PK</sub>	Time limit of Initial over-current		-	215*C <sub>PD</sub> [nF]	-	μs
I <sub>PKL</sub>	Steady state over-current activation threshold	V <sub>CC</sub> = 24 V	-	13.1	-	Α
I <sub>LIML</sub>	Steady state over-current limitation level		5.7	8.0	10.4	Α
I <sub>HYS</sub>	Steady state output Current limitation hysteresis		-	0.3	-	Α
I <sub>LIML-OFF</sub>	Steady state over-current limitation deactivation threshold		-	I <sub>LIML</sub> - I <sub>HYS</sub>	-	Α
Overload	with Single Level (Lowest) Protection: I <sub>PD</sub> pin connected	to IN by 10 kΩ res	istor; s	see Section 7.3	3.2	
I <sub>PKL</sub>	Steady state over-current activation threshold		-	13.1	-	Α
I <sub>LIML</sub>	Steady state over-current limitation level	V - 24 V	5.7	8.0	10.4	Α
I <sub>HYS</sub>	Steady state output Current limitation hysteresis	V <sub>CC</sub> = 24 V	-	0.3	-	Α
I <sub>LIML-OFF</sub>	Steady state over-current limitation deactivation threshold		-	I <sub>LIML</sub> -I <sub>HYS</sub>	-	Α
Overload	with Single Level (Highest) Protection: I <sub>PD</sub> pin connected	I to GND by 10 kΩ	resisto	or; see Section	7.3.3	
I <sub>PKH</sub>	Initial over-current activation threshold	\/ - 24 \/	-	25.1	-	Α
I <sub>LIMH</sub>	Initial over-current limitation level	V <sub>CC</sub> = 24 V	12.5	17.9	23.2	Α

DS13780 - Rev 4 page 8/36



Figure 4. High (left) and Low (right) I<sub>LOAD</sub> control activation thresholds (I<sub>PK</sub>) and limitation levels (I<sub>LIM</sub>)




Table 11. Other protections

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit					
Over-tem	Over-temperature protections										
T <sub>JSD</sub>	Junction temperature shutdown	-	150	170	190	°C					
$T_{JR}$	Junction temperature reset	-	-	150	-	°C					
T <sub>JHYS</sub>	Junction temperature hysteresis	-	-	20	-	°C					
T <sub>CSD</sub>	Case temperature shutdown	-	-	130	-	°C					
T <sub>CR</sub>	Case temperature reset	-	-	110	-	°C					
T <sub>CHYS</sub>	Case temperature hysteresis	-	-	20	-	°C					
Ground d	isconnection/Wire break										
I <sub>LGND</sub>	GND disconnection output current	$V_{INX} = V_{CC} = 24 \text{ V},$ $V_{OUT} = 0 \text{ V}$	-	-	0.5	mA					
V <sub>CC</sub> over-	voltage		'	'							
V <sub>CLAMP</sub>	V <sub>CC</sub> Clamp Voltage	I <sub>CC</sub> ≤ 10 mA	65.5	70.0	73.5	V					
Demagne	Demagnetization of inductive load										
$V_{DEMAG}$	Demagnetization Voltage	I <sub>OUT</sub> = 0.5 A, Load ≥ 10 mH	Vcc-76	Vcc-72.5	Vcc-68	V					

DS13780 - Rev 4 page 9/36



# 6 Output Logic


Table 12. Output stage truth table

(L = pin voltage Low, H = pin voltage High, X = not determined)

Condition	IN	OUT	FLT1	FLT2
Normal Operation	L	L	L	L
	H	H	L	L
Overload protection	L	L	L	L
	H	X <sup>(1)</sup>	L	H
Junction over-temperature protection (see Over-temperature)	L	L	L	L
	H	L	H	L
Case over-temperature protection (see Over-temperature)	L	L	L	L
	H	L	H	L
UVLO	L	L	X	X
	H	L	X	X

1. Pin voltage =  $I_{OUT} * R_{LOAD}$ 

Figure 5. Typical application diagram with opto-couplers



DS13780 - Rev 4 page 10/36






Figure 6. Typical application diagram without opto-couplers

DS13780 - Rev 4 page 11/36



## 7 Protections and diagnostic

The IC integrates several protections to help the design of robust applications.

### 7.1 Under-voltage lock-out

The IC is turned off if the voltage on  $V_{CC}$  pin falls below the turn-off threshold ( $V_{UVOFF}$ ). Normal operation restarts after  $V_{CC}$  exceeds the turn-on threshold ( $V_{UVON}$ ). Turn-on and turn-off thresholds are defined in Table 4.

#### 7.2 Over-temperature

The device is protected against overheating in case of overload conditions. During the driving period (when the MCU is forcing the IN pin high), if the output is overloaded, the device suffers two different thermal stresses: one related to the junction temperature of each output channel, and the other related to the whole case temperature. The two thermal faults (Thermal Junction and Thermal Case) have different trigger thresholds:  $T_{JSD}$  and  $T_{CSD}$ , respectively.

Usually, in thermal stress conditions due to overload, the junction thermal shutdown is the first protection that is activated: the output channel (OUT) is turned off when its junction temperature  $(T_J)$  is higher than the activation threshold  $(T_{JSD})$  and turned back on when it falls below the reset threshold  $(T_{JR})$ . This behavior continues while overload on the output persists. When the thermal protection is active, the FLT<sub>1</sub> (current source) becomes active accordingly.

If the thermal protection is active and the temperature of the case  $(T_C)$  increases over the case protection threshold  $(T_{CSD})$ , then the thermal case protection is activated and the output is switched off until the junction temperature and case temperature fall below their respective reset thresholds  $(T_{CR})$  and  $T_{JR}$ . The FLT<sub>1</sub> pin is active even when thermal case events occur.

Figure 7 shows the thermal protection behavior, while Figure 8 shows typical temperature trends and output vs. input state.

DS13780 - Rev 4 page 12/36







Figure 7. Thermal protection flowchart





DS13780 - Rev 4 page 13/36



#### 7.3 Overload

The IC integrates an overload protection circuit consisting of an output current sensing section and an output current limitation section.

When the output channel is ON, the sensing circuitry monitors the current supplied to the load: if the activation threshold ( $I_{PK}$ ) is triggered, then the current limitation control circuitry is activated to limit output current to the current limitation level ( $I_{LIM}$ ) and  $FLT_2$  pin is activated until the overload condition is removed.

See the following sections for details and Table 9 / Table 10 for specific activation thresholds and limitation levels. Note that while the output channel operates below its activation threshold, the power dissipation can be calculated by  $R_{ON} * I_{OUT} ^2$ , but when the current limitation circuit is activated, power dissipation increases and can be calculated by  $V_{DS} * I_{OUT}$ , where  $V_{DS}$  is the voltage drop between the OUT and  $V_{CC}$  pins of the IC. In order to protect the IC against thermal stress, the over-temperature protection is always active and retains the highest priority.

#### 7.3.1 Overload protection with dual threshold

This case is activated when the pin  $I_{PD}$  is connected to GND by a capacitor ( $C_{PD}$ ) and the IC works with two activation thresholds  $I_{PKH}$  and  $I_{PKL}$ .

The  $I_{PKH}$  is active only in the limited time frame between the L-H transition of the IN signal and the  $D_{PK}$  delay defined by the following design rule:

$$D_{PK}[\mu s] = 215 \times CPD[nF]$$

The above design rule is valid in the range 470 pF  $\leq$  C<sub>PD</sub>  $\leq$  470 nF (see Table 9 / Table 10).

If the I<sub>PKH</sub> is triggered within the D<sub>PK</sub> time frame, then the output current is limited to I<sub>LIMH</sub>.

After  $D_{PK}$  has elapsed, the IC operates with  $I_{PKL}$  activation threshold and  $I_{LIML}$  limitation level, respectively.

DS13780 - Rev 4 page 14/36




Figure 9. Short-circuit behavior with dual threshold ( $T_{CASE} < T_{CSD}$ )

### 7.3.2 Overload protection with single (low) threshold

The user can set the activation threshold to  $I_{PKL}$  and the limitation level to  $I_{LIML}$  by connecting the  $I_{PD}$  pin to the IN pin with a 220 K $\Omega$  resistor.

This condition is equivalent to setting  $D_{PK} = 0 \mu s$ .

Note: Leaving I<sub>PD</sub> floating is equivalent to having an initial peak duration of 1 μs.

#### 7.3.3 Overload protection with single (high) threshold

The user can set the activation threshold to  $I_{PKH}$  and the limitation level to  $I_{LIMH}$  by connecting the  $I_{PD}$  pin to GND with a 10 K $\Omega$  resistor.

## 7.4 V<sub>CC</sub> disconnection protection

 $V_{CC}$  disconnection involves the disconnection of the module from the supply line. When this condition is detected, the output channel can be driven normally until the voltage on  $V_{CC}$  pin remains higher than the UVLO threshold.

In case of inductive load, if the  $V_{CC}$  is disconnected while the channel is active, the energy stored in the inductance is discharged through the power switch thanks to the integrated demagnetization circuit.

DS13780 - Rev 4 page 15/36



### 7.5 GND disconnection protection

GND disconnection is the disconnection of the module from the reference line. When this condition occurs, the output channel is turned off regardless of the input status.

When this event occurs, the IC continues working normally until the voltage between  $V_{CC}$  and GND pins of the IC results  $\geq V_{UVOFF}$ . The voltage on the GND pin of the IC rises up to the supply rail voltage level. In case of a GND disconnection event, a current ( $I_{LGND}$ ) flows through OUT pin.

For an inductive load, if the GND is disconnected while the output channel is active, the current flows through the power, which is activated by an active clamp as if the input had been deactivated.




Figure 10. Ground disconnection

DS13780 - Rev 4 page 16/36



# 8 Active clamp

Active clamp is also known as Fast Demagnetization of inductive loads or Fast Current Decay. When a high-side driver turns off an inductance, an under-voltage on output is detected.

The OUT pin is pulled-down to  $V_{CC}$ - $V_{DEMAG}$ . The conduction state is modulated by an internal circuitry in order to keep the OUT pin voltage at  $\sim V_{DEMAG}$  until the load energy has been dissipated. The energy is dissipated in both IC internal switch and load resistance.





Figure 11. Active clamp equivalent principle schematic


Figure 12. Typical demagnetization: E vs I (single pulse) at  $V_{CC}$  = 24 V and  $T_{AMB}$  = 125 °C



DS13780 - Rev 4 page 17/36



Figure 13. Typical demagnetization: L vs I (single pulse) at  $V_{CC}$  = 24 V and  $T_{AMB}$  = 125 °C



DS13780 - Rev 4 page 18/36



# 9 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


DS13780 - Rev 4 page 19/36



## 9.1 Package mechanical data

Figure 14. PowerSSO-24 package dimensions





DS13780 - Rev 4 page 20/36



Figure 15. PowerSSO-24 package, section A-A





Figure 16. PowerSSO-24 package, section B-B



DS13780 - Rev 4 page 21/36



Table 13. PowerSSO-24 mechanical data

Combal		[mm]		
Symbol	Min.	Nom.	Max.	
θ	0°	-	7°	
Θ1	5°	-	10°	
Θ2	0°	-	-	
A	-	-	2.42	
A1	0.005	-	0.09	
A2	2.23	2.28	2.33	
b	0.375	-	0.45	
b1	-	0.40	-	
С	0.24	-	0.30	
c1	0.20	0.20	0.30	
D		10.30 BSC		
D1	6.60	-	7.00	
D2	-	3.65	-	
D3	-	4.30	-	
е		0.80 BSC		
E	10.30 BSC			
E1		7.50 BSC		
E2	4.60	-	5.00	
E3	-	2.30	-	
E4	-	2.90	-	
G1	-	1.20	-	
G2	-	1.00	-	
G3	-	0.80	-	
h	0.30	-	0.40	
L	0.60	0.70	0.85	
L1		1.40 REF		
L2	0.25 BSC			
N	24			
R	0.30	-	-	
R1	0.20	-	-	
S	0.25	-	-	


DS13780 - Rev 4 page 22/36



Table 14. Tolerance of forms and positions

Symbol	Tolerance of forms and positions
aaa	0.20
bbb	0.20
ccc	0.10
ddd	0.20
eee	0.10
fff	0.20
999	0.15

Figure 17. PowerSSO-24 suggested footprint [mm]





STMicroelectronics is not responsible for PCB-related issues. The footprint shown in the above figure is a suggestion which may differ from the customer PCB supplier design rules.

DS13780 - Rev 4 page 23/36



Figure 18. QFN48L package dimensions





DS13780 - Rev 4 page 24/36




Table 15. QFN48L mechanical data

Symbol	[mm]			
Зушьог	Min.	Nom.	Max.	
A	0.80	0.85	0.90	
A1	0.00	-	0.05	
А3		0.20 REF.		
b	0.20	0.30		
D	8.00 BSC			
е	0.50 BSC			
E	6.00 BSC			
D2	5.97	6.02	6.07	
E2	3.97	4.02	4.07	
L	0.365	0.40	0.435	
k	0.53	-	-	
N	48			

Table 16. Tolerance of forms and positions

Symbol	Tolerance of forms and positions
aaa	0.10
bbb	0.10
ccc	0.10
ddd	0.05
eee	0.08
fff	0.10

Figure 19. QFN48L suggested footprint [mm]



DS13780 - Rev 4 page 25/36



# 10 Packing information

# 10.1 Packing mechanical data






Table 17. PowerSSO-24 tube shipment information

All dimensions are in mm

Description	Value
Base quantity	49
Bulk quantity	1225
Tube length (±0.5)	532
А	3.5
В	13.8
C (±0.1)	0.6

DS13780 - Rev 4 page 26/36






Figure 21. PowerSSO-24 reel shipment

Table 18. PowerSSO-24 reel information

ΑII	dimen	isions	are	in	mm

Description	Value
Base quantity	1000
Bulk quantity	1000
A (max.)	330
B (min.)	1.5
C (±0.2)	13
F	20.2
G (2 ±0)	24.4
N (min.)	100
T (max.)	30.4

DS13780 - Rev 4 page 27/36



Р1 TOP COVER TAPE P User Direction of Feed End Start Тор No components Components No components cover 500mm min tape Empty components pockets 500mm min saled with cover tape. User direction of feed 0 0 ᅥ User Direction of Feed

Figure 22. PowerSSO-24 tape drawings

Table 19. PowerSSO-24 tape dimension

All dimensions are in mm


Description	Symbol	Value
Tape width	W	24
Tape hole spacing	P0 (± 0.1)	4
Component spacing	Р	12
Hole diameter	D (± 0.05)	1.55
Hole diameter	D1 (min.)	1.5
Hole position	F (± 0.1)	11.5
Compartment depth	K (max.)	2.85
Hole spacing	P1 (± 0.1)	2

Note: According to the Electronic Industries Association (EIA) standard 481 rev. A, Feb 1986.

DS13780 - Rev 4 page 28/36



Figure 23. QFN48L reel shipment reference






Table 20. Standard SPC parameters

Item	Description
Ao	Pocket Length
Во	Pocket Width
Ko	Pocket Depth
Т	Tape Thickness

DS13780 - Rev 4 page 29/36



Figure 24. QFN48L carrier tape dimensions





Figure 25. QFN48L carrier tape, Pin 1 indication



DS13780 - Rev 4 page 30/36



# 11 Ordering information

Table 21. Ordering information

Part number	Package	Packaging	
IPS1025H		Tube	
IPS1025HTR	PowerSSO-24	Tape and reel	
IPS1025H-32	Power55U-24	Tube	
IPS1025HTR-32		Tape and reel	
IPS1025HQ	QFN48L 8x6x0.9 mm	Tana and roal	
IPS1025HQ-32	WEINHOL OXOXU.9 IIIIII	Tape and reel	

DS13780 - Rev 4 page 31/36



# **Revision history**

Table 22. Document revision history

Date	Version	Changes
15-Nov-2021	1	Initial release.
28-Mar-2022	2	Table 9: specified only typical values for IPKH and IPKL; table 10: added column for $FLT_2$ behavior; changed fig.12; some minor changes.
01-Aug-2022	3	Add QFN data: fig.2, 12, 15, 16, 20, 21, 22; tables 1, 2, 3, 14, 15, 19, 20. Divided table 9 in tables 9, 10, 11. Some minor changes.
05-Apr-2023	4	Modified table 1; updated BT <sub>FLT</sub> data in table 8; add figure 13. Changed figure 14 and table 13, add figures 15, 16 and table 14 (par.9.1, PowerSSO-24 package mechanical data); some minor changes.

DS13780 - Rev 4 page 32/36



# **Contents**

1	Bloc	k diagr	ram	2			
2	Pin o	connec	tion	3			
3	Absolute maximum ratings						
4	Ther	Thermal data					
5	Elec	trical c	haracteristics	6			
6	Outp	out Log	jic	10			
7	Prot	ections	s and diagnostic	12			
	7.1	Under	-voltage lock-out	12			
	7.2	Over-t	temperature	12			
	7.3	Overlo	oad	14			
		7.3.1	Overload protection with dual threshold	14			
		7.3.2	Overload protection with single (low) threshold	15			
		7.3.3	Overload protection with single (high) threshold	15			
	7.4	V <sub>CC</sub> di	isconnection protection	15			
	7.5	GND o	disconnection protection	16			
8	Activ	ve clam	ıp	17			
9	Pack	kage inf	formation	19			
	9.1	Packa	ge mechanical data	20			
10	Pack	king inf	formation	26			
	10.1	Packir	ng mechanical data	26			
11	Ordering information						
Rev	ision	historv	<i>,</i>	32			



# **List of figures**

Figure 1.	IPS1025H/HQ, IPS1025H-32/HQ-32 block diagram	. 2
Figure 2.	Pin connections (top through view)	. 3
Figure 3.	Timing	. 7
Figure 4.	$\label{eq:high-loss} \mbox{High (left) and Low (right) $I_{LOAD}$ control activation thresholds ($I_{PK}$) and limitation levels ($I_{LIM}$)$	9
Figure 5.	Typical application diagram with opto-couplers	10
Figure 6.	Typical application diagram without opto-couplers	11
Figure 7.	Thermal protection flowchart	13
Figure 8.	Thermal protection plot	13
Figure 9.	Short-circuit behavior with dual threshold (T <sub>CASE</sub> < T <sub>CSD</sub> )	15
Figure 10.	Ground disconnection	16
Figure 11.	Active clamp equivalent principle schematic	17
Figure 12.	Typical demagnetization: E vs I (single pulse) at V <sub>CC</sub> = 24 V and T <sub>AMB</sub> = 125 °C	17
Figure 13.	Typical demagnetization: L vs I (single pulse) at V <sub>CC</sub> = 24 V and T <sub>AMB</sub> = 125 °C	18
Figure 14.	PowerSSO-24 package dimensions	20
Figure 15.	PowerSSO-24 package, section A-A	21
Figure 16.	PowerSSO-24 package, section B-B	21
Figure 17.	PowerSSO-24 suggested footprint [mm]	23
Figure 18.	QFN48L package dimensions	24
Figure 19.	QFN48L suggested footprint [mm]	25
Figure 20.	PowerSSO-24 tube shipment (no suffix)	26
Figure 21.	PowerSSO-24 reel shipment	27
Figure 22.	PowerSSO-24 tape drawings	28
Figure 23.	QFN48L reel shipment reference	
Figure 24.	QFN48L carrier tape dimensions.	30
Figure 25.	QFN48L carrier tape, Pin 1 indication	30

DS13780 - Rev 4 page 34/36



# **List of tables**

Table 1.	Pin descriptions	. 3
Table 2.	Absolute maximum ratings	. 4
Table 3.	Thermal data	. 5
Table 4.	Supply	. 6
Table 5.	Output stage	. 6
Table 6.	Switching	. 6
Table 7.	Input pin (IN)	. 7
Table 8.	Diagnostic pins (FLT <sub>1</sub> , FLT <sub>2</sub> )	. 7
Table 9.	IPS1025H/HQ Overload protections	. 8
Table 10.	IPS1025H-32/HQ-32 Overload protections	. 8
Table 11.	Other protections	. 9
Table 12.	Output stage truth table	10
Table 13.	PowerSSO-24 mechanical data	22
Table 14.	Tolerance of forms and positions	23
Table 15.	QFN48L mechanical data	25
Table 16.	Tolerance of forms and positions	25
Table 17.	PowerSSO-24 tube shipment information	26
Table 18.	PowerSSO-24 reel information	27
Table 19.	PowerSSO-24 tape dimension	28
Table 20.	Standard SPC parameters	29
Table 21.	Ordering information	31
Table 22.	Document revision history	32

DS13780 - Rev 4 page 35/36



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS13780 - Rev 4 page 36/36