

M27C4001

4 Mbit (512Kb x 8) UV EPROM and OTP EPROM

Feature summary

- 5V ± 10% supply voltage in Read operation
- Access time: 35ns
- Low power consumption:
 - Active Current 30mA at 5MHz
 - Standby Current 100µA
- Programming voltage: 12.75V ± 0.25V
- Programming time: 100µs/Word
- Electronic signature
 - Manufacturer Code: 20h
 - Device Code: 41h
- Packages
- ECOPACK® compliant versions



Contents

1	Sum	mary description
2	Devi	ce operation
	2.1	Read Mode
	2.2	Standby Mode
	2.3	Two Line Output Control
	2.4	System Considerations 9 Programming 9
	2.5	Programming
	2.6	PRESTO II Programming Algorithm
	2.7	Program Inhibit
	2.8	Program Inhibit 10 Program Verify 10 Electronic Signature 10
	2.9	Electronic Signature
	2.10	Erasure operation (applies to UV EPROM) 11
3	Maxi	mum rating
4	DC a	nd AC parameters
		CL
5	Pack	age mechanical
6	Part	numbering
7	Revi	sion history
1050.		



List of tables

Table 1. Table 2. Table 3. Table 4.	Signal names5Operating Modes11Electronic Signature11Absolute Maximum Ratings12
Table 5. Table 6.	AC Measurement Conditions
Table 7.	Read Mode DC Characteristics
Table 8.	Programming Mode DC Characteristics
Table 9. Table 10.	Read Mode AC Characteristics
Table 11.	Programming Mode AC Characteristics
Table 12.	FDIP32W - 32 pin Ceramic Frit-seal DIP with window, package mechanical data 18
Table 13.	PDIP32 - 32 lead Plastic DIP, 600 mils width, package mechanical data
Table 14. Table 15	TSOP32 - 32 lead Plastic Thin Small Outline 8 x 20 mm. Package Mechanical Data 21
Table 16.	Ordering Information Scheme
Table 17.	Document revision history
	Operating Modes 11 Electronic Signature 11 Absolute Maximum Ratings 12 AC Measurement Conditions 13 Capacitance 14 Read Mode DC Characteristics 14 Read Mode AC Characteristics 14 Read Mode AC Characteristics 15 Read Mode AC Characteristics 16 Programming Mode AC Characteristics 17 Portoramic Prit-seal DIP with window, package mechanical data 18 PDIP32 - 32 lead Plastic DIP, 600 mils width, package mechanical data 19 PLCC32 - 32 lead Plastic DIP, 600 mils width, package mechanical data 21 SOP32 - 32 lead Plastic DIP, 600 mils width, package mechanical data 22 Document revision history 23 Document revision history 23
Olosoli	ate '



List of figures

F	Figure 1. Figure 2.	Logic Diagram 5 DIP Connections 6
	Figure 3.	LCC Connections
	Figure 4. Figure 5.	TSOP Connections 7 Programming Flowchart 10
	Figure 6.	AC Testing Input Output Waveform
	-igure 7.	AC Testing Load Circuit
	igure 8.	Read Mode AC Waveforms 15
	Figure 9.	Programming and Verify Modes AC Waveforms
	Figure 10.	FDIP32W - 32 pin Ceramic Frit-seal DIP with window, Package Outline
F	Figure 11. Figure 12.	PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline
F	Figure 12.	TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline
•	igale ioi	
		$c^{O^{1}}$
		005
		$() \diamond$
		16)
		×C `
	10	
	~0``	
	3	
	P	
		PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline



1 Summary description

The M27C4001 is a 4 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large programs and is organised as 524,288 by 8 bits.

The FDIP32W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C4001 is offered in PDIP32, PLCC32 and TSOP32 (8 x 20 mm) packages.

In order to meet environmental requirements, ST offers the M27C4001 in ECOPACK® packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.



		V _{SS} Al00721B	
Table 1.	Signal names		
A0-A18		Address Inputs	
Q0-Q7		Data Outputs	
Ē		Chip Enable	
G		Output Enable	
V _{PP}		Program Supply	
V _{CC}		Supply Voltage	

Ground

V_{SS}

i iguic z.			
	V _{PP} [[1		2]Vcc
	A16 [] 2		1 0 418
	A15 🛛 3	30	D A17
	A12 🛽 4	29	9 🛛 A14
	A7 [] 5		B 🛛 A13
	A6 [] 6		7 🛛 A8
	A5 [] 7		6 🛛 A9
	A4 [] 8	M27C2001	5 <u>A</u> 11
	A3 [] 9) 24	₄þĞ
	A2 [] 1		3 <u> A</u> 10
	A1 [] 1		2þē
	A0 [] 1		
	Q0 [] 1		
	Q1 [] 1		
	Q2 [] 1		8 Q4
	V _{SS} [] 1		
		AI0072	22

Figure 2. DIP Connections









Figure 4. **TSOP Connections**



2 Device operation

The operating modes of the M27C4001 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

2.1 Read Mode

The M27C4001 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

2.2 Standby Mode

The M27C4001 has a standby mode which reduces the supply current from 30mA to 100 μ A. The M27C4001 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

2.3 Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a) the lowest possible memory power dissipation,
- b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.



2.4 System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1 μ F ceramic capacitor be used on every device between V_{CC} and V_{SS}. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

2.5 Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C4001 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27C4001 is in the programming mode when V_{PP} input is at 12.75V, \overline{G} is at V_{IH} and \overline{E} is pulsed to V_{IL} . The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V ± 0.25V.

2.6 PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 52.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see *Figure 5*). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.







2.7 **Program Inhibit**

Programming of multiple M27C4001s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27C4001 may be common. A TTL low level pulse applied to a M27C4001's \overline{E} input, with V_{PP} at 12.75V, will program that M27C4001. A high level \overline{E} input inhibits the other M27C4001s from being programmed.

2.8 Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{IL}, \overline{E} at V_{IH}, V_{PP} at 12.75V and V_{CC} at 6.25V.

Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the M27C4001. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C4001 with V_{PP} = V_{CC} = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Electronic Signature mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27C4001, these two identifier bytes are given in *Table 3* and can be read-out on outputs Q7 to Q0.



2.10 Erasure operation (applies to UV EPROM)

The erasure characteristics of the M27C4001 are such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27C4001 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C4001 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C4001 window to prevent unintentional erasure. The recommended erasure procedure for the M27C4001 is exposure to short wave ultraviolet light which has wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 μ W/cm² power rating. The M27C4001 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Mode	E	G	A9	V _{pp}	Q7 - Q0
Read	V _{IL}	V _{IL}	x	V_{CC} or V_{SS}	Data Out
Output Disable	V _{IL}	V _{IH}	X	$\rm V_{CC}$ or $\rm V_{SS}$	Hi-Z
Program	V _{IL} Pulse	VIH	Ух	V _{PP}	Data In
Verify	V _{IH}	V _{IL}	Х	V _{PP}	Data Out
Program Inhibit	V _{IH}	VIH	Х	V _{PP}	Hi-Z
Standby	V _{IH}	Х	Х	$\rm V_{CC}$ or $\rm V_{SS}$	Hi-Z
Electronic Signature	VIL	V _{IL}	V _{ID}	V _{CC}	Codes

	Table 2	. 0	peratin	a Moo	des ⁽¹⁾
--	---------	-----	---------	-------	--------------------

1. $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 3.	Electronic	Signature
----------	------------	-----------

	Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
10	Manufacturer's Code	V _{IL}	0	0	1	0	0	0	0	0	20h
00501	Electronic Signature	V _{IH}	0	1	0	0	0	0	0	1	41h
0											



3 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature ⁽¹⁾	-40 to 125	S℃
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	_2 to 7	V
V _{CC}	Supply Voltage	-2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V
V _{PP}	Program Supply Voltage	-2 to 14	V

Table 4. Absolute Maximum Ratings

1. Depends on range.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

4 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 5. AC	Measurement	Conditions
-------------	-------------	------------

	High Speed	Standard
Input Rise and Fall Times	≤10ns	⊴20ns
Input Pulse Voltages	0 to 3V	0.4 to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8 and 2V

Figure 6. AC Testing Input Output Waveform



57

	Japaonanoo				
Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT} Output Capacitance		$V_{OUT} = 0V$		12	pF

Table 6.Capacitance (1) (2)

1. T_A = 25 °C, f = 1 MHz.

2. Sampled only, not 100% tested.

Table 7.Read Mode DC Characteristics^{(1) (2)}

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	0V ≤V _{IN} ≤V _{CC}		±10	μA
I _{LO}	Output Leakage Current	0V ≤V _{OUT} ≤V _{CC}		±10	μA
I _{CC}	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$	11	30	mA
I _{CC1}	Supply Current (Standby) TTL	Ē = V _{IH}	0,	1	mA
I _{CC2}	Supply Current (Standby) CMOS	\overline{E} > V _{CC} – 0.2V	210	100	μA
I _{PP}	Program Current	$V_{PP} = V_{CC}$		10	μA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH} ⁽³⁾	Input High Voltage	3	2	V _{CC} + 1	V
V _{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
M	Output High Voltage TTL	I _{OH} = -400μA	2.4		V
V _{OH}	Output High Voltage CMOS	I _{OH} = -100μA	$V_{CC} - 0.7V$		V

1. $T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

3. Maximum DC voltage on Output is V_{CC} +0.5V.

Table 8. Programming Mode DC Characteristics ^{(1) (2)}

10	Symbol	Parameter	Test Condition	Min	Мах	Unit
cole	ILI	Input Leakage Current	0 ≤V _{IN} ≤V _{CC}		±10	μΑ
absui	I _{CC}	Supply Current			50	mA
05	I _{PP}	Program Current	$\overline{E} = V_{IL}$		50	mA
	V_{IL}	Input Low Voltage		-0.3	0.8	V
	V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
	V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH} Output High Volta		Output High Voltage TTL	I _{OH} = -400μA	2.4		V
	V _{ID}	A9 Voltage		11.5	12.5	V

1. $T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V.$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .





3	 	 	

Table 9.	Read Mode AC Characteristics ⁽¹⁾	(2)
----------	---	-----

						M270	C4001				
Symbol	Alt	Parameter	Test Condition	-35 ⁽³⁾		-45 ⁽³⁾		-55 ⁽³⁾		Unit	
				Min	Max	Min	Max	Min	Max		
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		35		45		55	ns	
t _{ELQV}	t _{ELQV} t _{CE} Chip Enable Low to Output Valid		$\overline{G} = V_{IL}$		35		45		55	ns	
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		20		25		30	ns	
t _{EHQZ} ⁽⁴⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	ns	
t _{GHQZ} ⁽⁴⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns	
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns	

1. $T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}

3. Speed obtained with High Speed AC measurement conditions.

4. Sampled only, not 100% tested.



105(

						M270	24001			
Symbol	Alt	Parameter	Test Condition	-70		-80	/-90	-10/-12/-15		Unit
				Min	Max	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		70		80		100	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		80		100	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		40		50	ns
t _{EHQZ} ⁽³⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	ns
t _{GHQZ} ⁽³⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Read Mode AC Characteristics^{(1) (2)} Table 10.

1. $T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$

obsolete production of the second sec 2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .





Figure 9. **Programming and Verify Modes AC Waveforms**

Programming Mode AC Characteristics^{(1) (2) (3)} Table 11.

Symbo	l Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVEL} t _{AS}		Address Valid to Chip Enable Low		2		μs
t _{QVEL} t _{DS}		Input Valid to Chip Enable Low		2		μs
t _{VPHEL}	t _{VPS}	V _{PP} High to Chip Enable Low		2		μs
t _{VCHEL}	t _{VCS}	V_{CC} High to Chip Enable Low		2		μs
t _{ELEH} t _{PW}		Chip Enable Program Pulse Width		95	105	μs
t _{EHQX}	t _{DH}	Chip Enable High to Input Transition		2		μs
^t QXGL	t _{OES}	Input Transition to Output Enable Low		2		μs
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid			100	ns
t _{GHQZ}	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns
t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		ns

1. $T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; V_{PP} = 12.75 \text{V} \pm 0.25 \text{V}$

2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

3. Sampled only, not 100% tested.



57

5 Package mechanical

Figure 10. FDIP32W - 32 pin Ceramic Frit-seal DIP with window, Package Outline



 Table 12.
 FDIP32W - 32 pin Ceramic Frit-seal DIP with window, package mechanical data

		uata						
	Cumhal		millimeters	50	*	inches		
	Symbol	Тур	Min	Max	Тур	Min	Max	
	А			5.72			0.225	
	A1		0.51	1.40		0.020	0.055	
	A2	C)	3.91	4.57		0.154	0.180	
	A3	20	3.89	4.50		0.153	0.177	
	В	30	0.41	0.56		0.016	0.022	
	B1	1.45	-	-	0.057	-	-	
	C		0.23	0.30		0.009	0.012	
obsole	D		41.73	42.04		1.643	1.655	
- vs	D2	38.10	-	-	1.500	-	-	
$O_{\mathcal{P}}$	е	2.54	-	-	0.100	-	-	
	E	15.24	-	-	0.600	-	-	
	E1		13.06	13.36		0.514	0.526	
	eA	14.99	-	-	0.590	-	-	
	eB		16.18	18.03		0.637	0.710	
	L		3.18	4.10		0.125	0.161	
	N	32			32			
	S		1.52	2.49		0.060	0.098	
	Ø	7.11	_	-	0.280	-	-	
	α		4°	11°		4°	11°	
	`					•	•	



Figure 11. PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline

1.	Drawing is	a not to scale.	0.0
Tab	ole 13.	PDIP32 - 32 lead Plastic DIP, 600 mils width, package i	mechanical data

	Symbol		millimeters		N. C.	inches	
	Symbol	Тур	Min	Max	Тур	Min	Мах
	A		(4.83			0.190
	A1		0.38)		0.015	
	A2	3.81	\sim		0.150		
	b	Å	0.41	0.53		0.016	0.021
	b1	110	1.14	1.65		0.045	0.065
	с	200	0.23	0.38		0.009	0.015
	D		41.78	42.29		1.645	1.665
	eA	15.24	-	-	0.600	-	-
16	e	2.54	-	-	0.100	-	-
obsole	E		15.24	15.88		0.600	0.625
05	E1		13.46	13.97		0.530	0.550
U.	S		1.65	2.21		0.065	0.087
	L		3.05	3.56		0.120	0.140
	α		0°	15°		0°	15°
	Ν		32			32	





Figure 12. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline

 Table 14.
 PLCC32 - 32 lead Plastic Leaded Chip Carrier, package mechanical data

	Cumb of		millimeters			inches	
	Symbol	Тур	Min	Max	Тур	Min	Max
	А		3.18	3.56		0.125	0.140
	A1		1.53	2.41		0.060	0.095
	A2	Ċ	0.38	-		0.015	-
	В	200	0.33	0.53		0.013	0.021
	B1	00	0.66	0.81		0.026	0.032
	СР			0.10			0.004
	D		12.32	12.57		0.485	0.495
20	D1		11.35	11.51		0.447	0.453
-050'	D2		4.78	5.66		0.188	0.223
005	D3	7.62	-	_	0.300	_	_
	E		14.86	15.11		0.585	0.595
	E1		13.89	14.05		0.547	0.553
	E2		6.05	6.93		0.238	0.273
	E3	10.16	-	_	0.400	-	_
	е	1.27	_	-	0.050	_	_
	F		0.00	0.13		0.000	0.005
	R	0.89	-	_	0.035	-	_
	N	32			32		





Figure 13. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline

Table 15.TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package
Mechanical Data

	Symbol	millimeters			inches			
	Symbol	Тур	Min	Max	Тур	Min	Мах	
obsole	А		SI	1.200			0.0472	
	A1	C)	0.050	0.150		0.0020	0.0059	
	A2	90.	0.950	1.050		0.0374	0.0413	
	В	5	0.170	0.250		0.0067	0.0098	
	С		0.100	0.210		0.0039	0.0083	
	СР			0.100			0.0039	
	D		19.800	20.200		0.7795	0.7953	
	D1		18.300	18.500		0.7205	0.7283	
	е	0.500	-	-	0.0197	_	-	
	E		7.900	8.100		0.3110	0.3189	
	L		0.500	0.700		0.0197	0.0276	
	Ν	32			32			
	α		0°	5°		0°	5°	

6 Part numbering

Table 16. Ordering Information Scheme



6 = -40 to $85 \,^{\circ}C$

1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

7 Revision history

Table 17. Document revision history

	Date	Revision	Changes				
	July 1998	1	First Issue				
	09/25/00	2	AN620 Reference removed				
	11/29/00	3	PLCC codification changed (Table 16.)				
	28-Mar-2006	4	Document converted to new template (sections added, information moved). LCCC32W package removed. Package specifications updated (see Section 5: Package mechanical). Packages are ECOPACK® compliant. X and TR options removed from Table 16: Ordering Information Scheme.				
Ordering Information Scheme.							

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

24/24

