

Low Charge Injection, 24-Channel, High Voltage Analog Switch with Bleed Resistors

Features

- ▶ 24-channel high voltage analog switch
- ▶ Integrated bleed resistors on the outputs
- ▶ 3.3 or 5.0V CMOS input logic level
- ▶ 3:1 MUX-deMUX with 8 states
- ▶ 20MHz data shift clock frequency
- ▶ HVCMOS technology for high performance
- ▶ Very low quiescent power dissipation, 10 μ A
- ▶ Low parasitic capacitance
- ▶ DC to 50MHz analog signal frequency
- ▶ -60dB typical OFF-isolation at 5.0MHz
- ▶ CMOS logic circuitry for low power
- ▶ Excellent noise immunity
- ▶ Cascadable serial data register with latches
- ▶ Flexible operating supply voltages

Applications

- ▶ Medical ultrasound imaging
- ▶ Piezoelectric transducer drivers
- ▶ Inkjet printer heads
- ▶ Optical MEMS modules


General Description

The Supertex HV2761 is a low charge injection, 24-channel, high voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as medical ultrasound imaging, piezoelectric transducer drivers, and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers.

Input data is shifted into a 24-bit shift register that can then be retained in a 24-bit latch. To reduce any possible clock feed through noise, the latch enable (\overline{LE}) should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., V_{PP}/V_{NN} : +40V/-160V, +100V/-100V, and +160V/-40V.

Block Diagram



Ordering Information

Part Number	Package	Packing
HV2761FG-G	48-Lead LQFP	250/Tray
HV2761FG-G M931	48-Lead LQFP	1000/Reel

-G indicates package is RoHS compliant ('Green')




Absolute Maximum Ratings

Parameter	Value
V_{DD} logic supply	-0.5V to +6.5V
$V_{PP} - V_{NN}$ differential supply	220V
V_{PP} positive supply	-0.5V to V_{NN} + 200V
V_{NN} negative supply	+0.5V to - 200V
Logic input voltage	-0.5V to V_{DD} + 0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to 150°C
Power dissipation	1.0W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



48-Lead LQFP
(top view)

Product Marking

Top Marking



YY = Year Sealed

WW = Week Sealed

L = Lot Number


C = Country of Origin*

A = Assembler ID*

— = "Green" Packaging

*May be part of top marking

Bottom Marking



Package may or may not include the following marks: Si or 48-Lead LQFP

Typical Thermal Resistance

Package	θ_{ja}
48-Lead LQFP	52°C/W

Recommended Operating Conditions

Sym	Parameter	Value
V_{DD}	Logic power supply voltage	3.0V to 5.5V
V_{PP}	Positive high voltage supply	+40V to V_{NN} + 200V
V_{NN}	Negative high voltage supply	-40V to - 160V
V_{IH}	High level input voltage	0.9 V_{DD} to V_{DD}
V_{IL}	Low level input voltage	0V to 0.1 V_{DD}
V_{SIG}	Analog signal voltage peak-to-peak	V_{NN} +10V to V_{PP} - 10V
T_A	Operating free air temperature	0°C to 70°C

Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.
3. Rise and fall times of power supplies V_{DD} , V_{PP} and V_{NN} should not be less than 1.0msec.

DC Electrical Characteristics (Over recommended operating conditions unless otherwise specified)

Sym	Parameter	0°C		+25°C		+70°C		Unit	Conditions
		Min	Max	Min	Typ	Max	Min		
R_{ONS}	Small signal switch ON-resistance	-	-	-	26	-	-	Ω	$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +40\text{V}$, $V_{NN} = -160\text{V}$
		-	-	-	22	-	-		$I_{SIG} = 200\text{mA}$
		-	-	-	22	-	-		$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +100\text{V}$, $V_{NN} = -100\text{V}$
		-	-	-	18	-	-		$I_{SIG} = 200\text{mA}$
		-	-	-	20	-	-		$I_{SIG} = 5.0\text{mA}$, $V_{PP} = +160\text{V}$, $V_{NN} = -40\text{V}$
		-	-	-	16	-	-		$I_{SIG} = 200\text{mA}$
ΔR_{ONS}	Small signal switch ON-resistance matching	-	20	-	5.0	20	-	20	%
R_{ONL}	Large signal switch ON-resistance	-	-	-	30	-	-	Ω	$V_{SIG} = V_{PP} - 10\text{V}$, $I_{SIG} = 1.0\text{A}$
R_{INT}	Output switch shunt resistance	-	-	20	35	50	-	-	$\text{K}\Omega$
I_{SOL}	Switch OFF-leakage per switch	-	5.0	-	1.0	10	-	15	μA
V_{OS}	DC offset switch OFF	-	300	-	100	300	-	300	mV
	DC offset switch ON	-	500	-	100	500	-	500	
I_{PPQ}	Quiescent V_{PP} supply current	-	-	-	10	50	-	-	μA
I_{NNQ}	Quiescent V_{NN} supply current	-	-	-	-10	-50	-	-	
I_{PPQ}	Quiescent V_{PP} supply current	-	-	-	10	50	-	-	μA
I_{NNQ}	Quiescent V_{NN} supply current	-	-	-	-10	-50	-	-	
I_{SW}	Switch output peak current	-	-	-	2.0	1.3	-	-	A
f_{SW}	Output switching frequency	-	-	-	-	50	-	-	kHz
I_{PP}	Average V_{PP} supply current	-	4.0	-	-	4.5	-	5.0	mA
		-	4.0	-	-	4.5	-	5.0	
		-	4.0	-	-	4.5	-	5.0	
I_{NN}	Average V_{NN} supply current	-	4.0	-	-	4.5	-	5.0	mA
		-	4.0	-	-	4.5	-	5.0	
		-	4.0	-	-	4.5	-	5.0	
I_{DD}	Average V_{DD} supply current	-	8.0	-	-	8.0	-	8.0	mA
I_{DDQ}	Quiescent V_{DD} supply current	-	10	-	-	10	-	10	μA
I_{SOR}	Data out source current	0.45	-	0.45	0.70	-	0.40		mA
I_{SINK}	Data out sink current	0.45	-	0.45	0.70	-	0.40		mA
C_{IN}	Logic input capacitance	-	10	-	-	10	-	10	pF

* See Test Circuits on page 5


AC Electrical Characteristics (Over recommended operating conditions unless otherwise specified)

Sym	Parameter	0°C		+25°C		+70°C		Unit	Conditions
		Min	Max	Min	Typ	Max	Min		
t_{SD}	Set up time before \overline{LE} rises	25	-	25	-	-	25	-	ns ---
t_{WLE}	Time width of \overline{LE}	56	-	-	56	-	56	-	ns $V_{DD} = 3.0V$ $V_{DD} = 5.0V$
		12	-	-	12	-	12	-	
t_{DO}	Clock delay time to data out	25	100	25	78	100	25	100	ns $V_{DD} = 3.0V$ $V_{DD} = 5.0V$
		15	40	15	30	40	15	40	
t_{WCLR}	Time width of CLR	55	-	55	-	-	55	-	ns ---
t_{SU}	Set up time data to clock	21	-	21	-	-	21	-	ns $V_{DD} = 3.0V$ $V_{DD} = 5.0V$
		7.0	-	7.0	-	-	7.0	-	
t_H	Hold time data from clock	5.0	-	5.0	-	-	5.0	-	ns $V_{DD} = 3.0V$ $V_{DD} = 5.0V$
		7.0	-	7.0	-	-	7.0	-	
f_{CLK}	Clock frequency	-	8	-	-	8	-	8	MHz $V_{DD} = 3.0V$ $V_{DD} = 5.0V$
		-	20	-	-	20	-	20	
t_R, t_F	Clock rise and fall times	-	50	-	-	50	-	50	ns ---
t_{ON}	Turn ON time	-	5.0	-	-	5.0	-	5.0	μs $V_{SIG} = V_{PP} - 10V$, $R_{LOAD} = 10k\Omega$
t_{OFF}	Turn OFF time	-	5.0	-	-	5.0	-	5.0	
dv/dt	Maximum V_{SIG} slew rate	-	20	-	-	20	-	20	V/ns $V_{PP} = +40V, V_{NN} = -160V$ $V_{PP} = +100V, V_{NN} = -100V$ $V_{PP} = +160V, V_{NN} = -40V$
		-	20	-	-	20	-	20	
		-	20	-	-	20	-	20	
K_O	OFF isolation	-30	-	-30	-33	-	-30	-	dB $f = 5.0MHz, 1.0k\Omega//15pF$ load $f = 5.0MHz, 50\Omega$ load
		-58	-	-58	-60	-	-58	-	
K_{CR}	Switch crosstalk	-60	-	-60	-70	-	-60	-	dB $f = 5.0MHz, 50\Omega$ load
I_{ID}	Output switch isolation diode current	-	300	-	-	300	-	300	mA 300ns pulse width, 2.0% duty cycle
$C_{SG(OFF)}$	OFF capacitance SW to GND	-	14	-	9.0	14	-	14	pF $V_{SIG} = 0V, f = 1.0MHz$ all SW OFF
	OFF capacitance Y to GND	-	35	-	27	35	-	35	
$C_{SG(ON)}$	ON capacitance SW to GND	-	39	-	30	39	-	39	pF $V_{SIG} = 0V, f = 1.0MHz$ one SW ON, two SW OFF
	ON capacitance Y to GND	-	39	-	30	39	-	39	
$+V_{SPK}$ $-V_{SPK}$ $+V_{SPK}$ $-V_{SPK}$ $+V_{SPK}$ $-V_{SPK}$	Output voltage spike (per switch)	-	-	-	-	150	-	-	mV $V_{PP} = +40V, V_{NN} = -160V$ $R_{LOAD} = 50\Omega$ $V_{PP} = +100V, V_{NN} = -100V$ $R_{LOAD} = 50\Omega$ $V_{PP} = +160V, V_{NN} = -40V$ $R_{LOAD} = 50\Omega$
		-	-	-	-	150	-	-	
		-	-	-	-	150	-	-	
		-	-	-	-	150	-	-	
		-	-	-	-	150	-	-	
		-	-	-	-	150	-	-	
		-	-	-	-	150	-	-	


* See Test Circuits on page 5

AC Electrical Characteristics (cont.) (Over recommended operating conditions unless otherwise specified)


Sym	Parameter	0°C		+25°C		+70°C		Unit	Conditions
		Min	Max	Min	Typ	Max	Min		
QC	Charge injection (per switch)	-	-	-	820	-	-	pC	$V_{PP} = +40V, V_{NN} = -160V$
		-	-	-	600	-	-		$V_{PP} = +100V, V_{NN} = -100V$
		-	-	-	350	-	-		$V_{PP} = +160V, V_{NN} = -40V$

Test Circuits


Switch OFF Leakage




DC Offset ON/OFF




TON/TOFF Test Circuit




OFF Isolation




Isolation Diode Current




Crosstalk



Charge Injection



Output Voltage Spike SW



Output Voltage Spike Y


Truth Table

D0	D1	...	D15	D16	...	D23	\bar{LE}	CLR	SW0	SW1	...	SW15	SW16	...	SW23
L	-		-	-		-	L	L	OFF	-		-	-		-
H	-		-	-		-	L	L	ON	-		-	-		-
-	L		-	-		-	L	L	-	OFF		-	-		-
-	H		-	-		-	L	L	-	ON		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	H	L	L	-		-	-		-
X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE						
X	X	X	X	X	X	X	X	H	ALL SWITCHES OFF						

Notes:

1. The 24 switches operate independently.
2. Serial data is clocked in on the L to H transition of the CLK.
3. All 24 switches go to a state retaining their latched condition at the rising edge of \bar{LE} . When \bar{LE} is low the shift registers data flow through the latch.
4. DOUT is high when data in the register 23 is high.
5. Shift registers clocking has no effect on the switch states if \bar{LE} is high.
6. The CLR clear input overrides all other inputs.

Logic Timing Waveforms



Pin Function

Pin	Function
1	VPP
2	NC
3	GND
4	CLR
5	\bar{LE}
6	CLK
7	VDD
8	GND
9	DIN
10	DOUT
11	NC
12	VNN




Pin	Function
13	SW0
14	Y0
15	SW1
16	SW2
17	SW3
18	Y1
19	SW4
20	SW5
21	SW6
22	Y2
23	SW7
24	SW8

Pin	Function
25	VPP
26	RGND
27	SW9
28	Y3
29	SW10
30	SW11
31	SW12
32	SW13
33	Y4
34	SW14
35	RGND
36	VNN

Pin	Function
37	SW15
38	SW16
39	Y5
40	SW17
41	SW18
42	SW19
43	Y6
44	SW20
45	SW21
46	SW22
47	Y7
48	SW23

48-Lead LQFP Package Outline (FG)

7.00x7.00mm body, 1.60mm height (max), 0.50mm pitch

**Top View****Side View****View B****Note:**

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol	A	A1	A2	b	D	D1	E	E1	e	L	L1	L2	θ
Dimension (mm)	MIN	1.40*	0.05	1.35	0.17	8.80*	6.80*	8.80*	6.80*	0.50 BSC	0.45	1.00 REF	0°
	NOM	-	-	1.40	0.22	9.00	7.00	9.00	7.00		0.60		3.5°
	MAX	1.60	0.15	1.45	0.27	9.20*	7.20*	9.20*	7.20*		0.75		7°

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPL-48LQFPFG Version, D041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: <http://www.supertex.com>)