MICROCHIP

MX573ABC212M500

Ultra-Low Jitter 212.5MHz LVCMOS XO

ClockWorks® FUSION

General Description

The MX573ABC212M500 is an ultra-low phase jitter XO with LVCMOS output optimized for high line rate applications.

Applications

• Fibre Channel 10G/12G SERDES

Absolute Maximum Ratings

Supply Voltage (VIN)	+4.6V
Lead Temperature (soldering, 10s)	260°C
Storage Temperature (T _s)	125°C
ESD Rating (HBM)	2kV

Features

- 212.5MHz LVCMOS
- Typical phase noise:
 - 80fs (Integration range: 1.875MHz-20MHz)
- ±50ppm total frequency stability
- -40°C to +85°C temperature range
- Industry standard 6-Pin 7mm x 5mm LGA package

Operating Ratings

Supply Voltage (VIN)	+2.375V to +3.63V
Ambient Temperature (TA)	40°C to $+85$ °C

Electrical Characteristics

VDD = 2.375 - 3.63V, TA = -40°C to +85°C, output terminated with 50 Ohms to VDD/2.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
IDD	Supply Current				95	mA
F0	Center Frequency			212.5		MHz
	Frequency Stability	Note 2			±50	ppm
Øj	Phase Noise	Integration Range (12kHz to 20MHz) Integration Range (1.875MHz to 20MHz)		175 80		fsRMS
Tstart	Start-Up Time				20	ms
TR/TF	Rise/Fall time		100		500	ps
	Duty Cycle		45		55	%
VIH	Input High Voltage	3.3V Operation	2		VDD + 0.3	V
VIL	Input Low Voltage	3.3V Operation	-0.3		0.8	V
VOH	Output High Voltage	LVCMOS output levels	VDD - 0.8			V
VOL	Output Low Voltage	LVCMOS output levels			0.6	V

Notes:

- 1. Guaranteed after thermal equilibrium.
- 2. Inclusive of initial accuracy, temperature drift, aging, shock, vibration.

ClockWorks is a registered trademark of Microchip Technology Inc.


Microchip Technology Inc. http://www.microchip.com

Ordering Information

Ordering Part Number	Marking Line 1	Marking Line 3	Shipping	Package
MX573ABC212M500	MX573AB	C212M500	Tube	6-Pin 7mm x 5mm LGA
MX573ABC212M500 TR	MX573AB	C212M500	Tape and Reel	6-Pin 7mm x 5mm LGA

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.


Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
1	OE	I, SE	LVCMOS	Output Enable, disables output to tri-state, 0 = Disabled, 1 = Enabled, 50k Ohms Pull-Up
2	DNC			Make no connection, leave floating.
3	GND	PWR		Power Supply Ground
4, 5	Q, DNC	O, SE	LVCMOS	Clock Output Frequency = 212.5MHz
6	VDD	PWR		Power Supply

Package Information and Recommended Land Pattern for 6-Pin LGA³



Note:

3. Package information is correct as of the publication date. For updates and most current information, go to www.microchip.com.

Microchip Technology Inc.

http://www.microchip.com

Microchip makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Microchip does not assume responsibility for its use. Microchip reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Microchip's terms and conditions of sale for such products, Microchip assumes no liability whatsoever, and Microchip disclaims any express or implied warranty relating to the sale and/or use of Microchip products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

© 2017 Microchip Technology Inc.