

#### Data Sheet

#### February 11, 2008

## FN6321.2

## 5MHz, Single and Dual Rail-to-Rail Input-Output (RRIO) Op Amps

The ISL28146 and ISL28246 are low-power single and dual operational amplifiers optimized for single supply operation from 2.4V to 5.5V, allowing operation from one lithium cell or two Ni-Cd batteries. They feature a gain-bandwidth product of 5MHz and are unity-gain stable with a -3dB bandwidth of 13MHz.

These devices feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.25V above a 5.0V supply and to within 10mV from ground. The output operation is rail-to-rail.

The parts draw minimal supply current while meeting excellent DC accuracy, AC performance, noise and output drive specifications. The ISL28146 features an enable pin that can be used to turn the device off and reduce the supply current to only 16 $\mu$ A. Operation is guaranteed over -40°C to +125°C temperature range.

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #
ISL28146FHZ-T7*	GABS	6 Ld SOT-23	MDP0038
ISL28146FHZ-T7A*	GABS	6 Ld SOT-23	MDP0038
Coming Soon ISL28246FBZ	28246 FBZ	8 Ld SOIC	MDP0027
Coming Soon ISL28246FBZ-T7*	28246 FBZ	8 Ld SOIC	MDP0027
Coming Soon ISL28246FUZ	8246Z	8 Ld MSOP	MDP0043
Coming Soon ISL28246FUZ-T7*	8246Z	8 Ld MSOP	MDP0043

## **Ordering Information**

\*Please refer to TB347 for details on reel specifications NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### Features

- + 5MHz gain bandwidth product @  $A_V$  = 100
- · 13MHz -3db unity gain bandwidth
- 950µA typical supply current (per amplifier)
- 650µ∨ maximum offset voltage (6 Ld SOT-23)
- 16nA typical input bias current
- Down to 2.4V single supply voltage range
- · Rail-to-rail input and output
- Enable pin (ISL28146 only)
- -40°C to +125°C operation
- Pb-free (RoHS compliant)

#### Applications

- Low-end audio
- 4mA to 20mA current loops
- Medical devices
- · Sensor amplifiers
- ADC buffers
- DAC output amplifiers

#### Pinouts





#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage	
Supply Turn On Voltage Slew Rate	1V/µs
Differential Input Current	. 5mA
Differential Input Voltage	. 0.5V
Input Voltage V 0.5V to V+	+ 0.5V
ESD Rating	
Human B	3kV
ac ne o e	.300V

#### **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)
6 Ld SOT-23 Package	230
8 Ld SOIC Package	110
8 Ld MSOP Package	115
Output Short-Circuit Duration	
Ambient Operating Temperature Range	C to +125°C
Storage Temperature Range65°	C to +150°C
Operating Junction Temperature	+125°C
Pb-free reflow profile	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

**Electrical Specifications**  $V_+ = 5V$ ,  $V_- = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_L = Open$ ,  $T_A = +25^{\circ}C$  unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

DESCRIPTION	CONDITIONS	MIN (Note 1)	ТҮР	MAX (Note 1)	UNIT		
DC SPECIFICATIONS							
Input Offset Voltage	6 Ld SOT-23	-600 <b>-650</b>	-120	400 <b>450</b>	μV		
Input Offset Voltage vs Temperature			0.3		µV/°C		
Input Offset Current		-10 <b>-15</b>	0	10 15	nA		
Input Bias Current		-10 <b>-15</b>	16	35 <b>40</b>	nA		
Common-Mode Voltage Range	Guaranteed by CMRR	0		5	V		
Common-Mode Rejection Ratio	V <sub>CM</sub> = 0V to 5V	90 <b>85</b>	114		dB		
Power Supply Rejection Ratio	V <sub>+</sub> = 2.4V to 5.5V	90 <b>85</b>	99		dB		
Large Signal Voltage Gain	$V_{O}$ = 0.5V to 4V, $R_{L}$ = 100k $\Omega$ to $V_{CM}$	600 <b>500</b>	1770		V/mV		
	$V_{O}$ = 0.5V to 4V, R <sub>L</sub> = 1k $\Omega$ to V <sub>CM</sub>		140		V/mV		
Maximum Output Voltage Swing	Output low, $R_L = 100 k\Omega$ to $V_{CM}$		3	6 10	mV		
	Output low, $R_L = 1k\Omega$ to $V_{CM}$		70	90 110	mV		
	Output high, $R_L = 100 k\Omega$ to $V_{CM}$	4.99 <b>4.98</b>	4.994		mV		
	Output high, $R_L = 1k\Omega$ to $V_{CM}$	4.92 <b>4.89</b>	4.94		۷		
Supply Current, Enabled		0.8 0.5	0.95	1.1 <b>1.4</b>	mA		
Supply Current, Disabled			10	14 16	μA		
Short-Circuit Output Source Current	$R_L = 10\Omega$ to $V_{CM}$	48 <b>45</b>	56		mA		
	TIONS Input Offset Voltage Input Offset Voltage vs Temperature Input Offset Current Input Bias Current Common-Mode Voltage Range Common-Mode Rejection Ratio Power Supply Rejection Ratio Large Signal Voltage Gain Maximum Output Voltage Swing Supply Current, Enabled Supply Current, Disabled	TIONS       6 Ld SOT-23         Input Offset Voltage       6 Ld SOT-23         Input Offset Voltage vs Temperature       Input Offset Current         Input Bias Current       Guaranteed by CMRR         Common-Mode Voltage Range       Guaranteed by CMRR         Common-Mode Rejection Ratio $V_{CM} = 0V$ to 5V         Power Supply Rejection Ratio $V_{+} = 2.4V$ to 5.5V         Large Signal Voltage Gain $V_0 = 0.5V$ to 4V, $R_L = 100k\Omega$ to $V_{CM}$ Maximum Output Voltage Swing       Output low, $R_L = 100k\Omega$ to $V_{CM}$ Output low, $R_L = 100k\Omega$ to $V_{CM}$ Output high, $R_L = 100k\Omega$ to $V_{CM}$ Supply Current, Enabled       Supply Current, Disabled	DESCRIPTIONCONDITIONS(Note 1)TIONSInput Offset Voltage6 Ld SOT-23-600 -650Input Offset Voltage vs Temperature-10 -15-10 -15Input Offset Current-10 -15-10 -15Input Bias Current-10 -15-10 -15Common-Mode Voltage RangeGuaranteed by CMRR0Common-Mode Voltage RangeGuaranteed by CMRR0Common-Mode Rejection Ratio $V_{CM} = 0V$ to 5V90 85Power Supply Rejection Ratio $V_+ = 2.4V$ to 5.5V90 85Large Signal Voltage Gain $V_0 = 0.5V$ to $4V$ , $R_L = 100k\Omega$ to $V_{CM}$ 600 500Maximum Output Voltage SwingOutput low, $R_L = 100k\Omega$ to $V_{CM}$ 4.99 4.98Output low, $R_L = 100k\Omega$ to $V_{CM}$ 4.99 4.89Supply Current, Enabled0.8 0.50.8 0.5Supply Current, DisabledR_L = 10\Omega to $V_{CM}$ 48	DESCRIPTION         CONDITIONS         (Note 1)         TYP           TIONS         Input Offset Voltage         6 Ld SOT-23         -600 -650         -120 -600         -600 -650         -120           Input Offset Voltage vs Temperature          -10         0.3         0.3           Input Offset Current          -10         0         -15         0           Input Bias Current          -10         16         -15         16           Common-Mode Voltage Range         Guaranteed by CMRR         0         0         114           Power Supply Rejection Ratio $V_{CM} = 0V$ to 5V         90         85         114           Power Supply Rejection Ratio $V_+ = 2.4V$ to 5.5V         90         85         1170           Vo = 0.5V to 4V, RL = 100kΩ to V <sub>CM</sub> 600         1770         500         100           Maximum Output Voltage Swing         Output low, RL = 100kΩ to V <sub>CM</sub> 140         3         3           Output high, RL = 100kΩ to V <sub>CM</sub> 4.99         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994         4.994	DESCRIPTION         CONDITIONS         (Note 1)         TYP         (Note 1)           INDUT         Input Offset Voltage         6 Ld SOT-23         -600 -650         -120         400 450           Input Offset Voltage vs Temperature		

## Electrical Specifications

 $V_{+} = 5V$ ,  $V_{-} = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_{L} = Open$ ,  $T_{A} = +25^{\circ}C$  unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	ТҮР	MAX (Note 1)	UNIT
I <sub>0</sub> -	Short-Circuit Output Sink Current	$R_L = 10\Omega$ to $V_{CM}$	50 <b>45</b>	54		mA
V <sub>SUPPLY</sub>	Supply Operating Range	V <sub>+</sub> to V <sub>-</sub>	2.4		5.5	V
V <sub>ENH</sub>	EN Pin High Level		2			V
V <sub>ENL</sub>	EN Pin Low Level				0.8	V
I <sub>ENH</sub>	EN Pin Input High Current	$V_{\overline{EN}} = V_{+}$		1	1.5 <b>1.6</b>	μA
I <sub>ENL</sub>	EN Pin Input Low Current	$V_{\overline{EN}} = V_{-}$		16	25 <b>30</b>	nA
AC SPECIFICA	TONS					
GBW	Gain Bandwidth Product	$A_V = 100, R_F = 100 k\Omega, R_G = 1 k\Omega$		5		MHz
Unity Gain Bandwidth	-3dB Bandwidth	$A_V = 1, R_F = 0\Omega, R_L = 10k\Omega, V_{OUT} = 10mV_{P-P}$		13		MHz
e <sub>N</sub>	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		0.4		μV <sub>P-P</sub>
	Input Noise Voltage Density	f <sub>O</sub> = 1kHz		12		nV/√Hz
i <sub>N</sub>	Input Noise Current Density	f <sub>O</sub> = 10kHz		0.35		pA/√Hz
CMRR	Input Common Mode Rejection Ratio	$f_O = to 120Hz; V_{CM} = 1V_{P-P}, R_L = 1k\Omega$		-90		dB
PSRR- to 120Hz	Power Supply Rejection Ratio (V_)	$V_{+}, V_{-}$ = ±1.2V and ±2.5V, $V_{SOURCE}$ = 1V_P-P, $R_L$ = 1k $\Omega$		-88		dB
PSRR+ to 120Hz	Power Supply Rejection Ratio (V <sub>+</sub> )	$V_{+}, V_{-}$ = ±1.2V and ±2.5V, $V_{SOURCE}$ = 1V_{P-P}, $R_{L}$ = 1k $\Omega$		-105		dB
TRANSIENT RE	SPONSE					
SR	Slew Rate	$V_{OUT}$ = ±1.5V, R <sub>f</sub> = 50kΩ, R <sub>G</sub> = 50kΩ to V <sub>CM</sub>		±1.9		V/µs
t <sub>r</sub> , t <sub>f</sub> , Large	Rise Time, 10% to 90%, V <sub>OUT</sub>	$A_V$ = +2, $V_{OUT}$ = 2 $V_{P-P}$ , $R_g$ = $R_f$ = $R_L$ = 1k $\Omega$ to $V_{CM}$		0.6		μs
Signal	Fall Time, 90% to 10%, V <sub>OUT</sub>	$A_V$ = +2, $V_{OUT}$ = 2 $V_{P-P}$ , $R_g$ = $R_f$ = $R_L$ = 1k $\Omega$ to $V_{CM}$		0.5		μs
t <sub>r</sub> , t <sub>f</sub> , Small Signal	Rise Time, 10% to 90%, V <sub>OUT</sub>	$A_V$ = +2, V <sub>OUT</sub> = 10mV <sub>P-P</sub> , R <sub>g</sub> = R <sub>f</sub> = R <sub>L</sub> = 1kΩ to V <sub>CM</sub>		65		nS
	Fall Time, 90% to 10%, V <sub>OUT</sub>	$A_V$ = +2, V <sub>OUT</sub> = 10mV <sub>P-P</sub> , R <sub>g</sub> = R <sub>f</sub> = R <sub>L</sub> = 1kΩ to V <sub>CM</sub>		62		nS
t <mark>en</mark>	Enable to Output Turn-on Delay Time, 10% EN to 10% V <sub>OUT</sub>	$V_{\overline{EN}} = 5V \text{ to } 0V, A_V = +2,$ $R_g = R_f = R_L = 1k\Omega \text{ to } V_{CM}$		5		μs
	Enable to Output Tum-off Delay Time, 10% EN to 10% V <sub>OUT</sub>	$V_{\overline{EN}} = 0V$ to 5V, A <sub>V</sub> = +2, R <sub>g</sub> = R <sub>f</sub> = R <sub>L</sub> = 1k $\Omega$ to V <sub>CM</sub>		0.3		μs

NOTE:

1. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.

Typical Performance Curves V<sub>+</sub> = 5V, V<sub>-</sub> = 0V, V<sub>CM</sub> = 2.5V, R<sub>L</sub> = Open







FIGURE 2. GAIN vs FREQUENCY vs VOUT, RL = 1k



FIGURE 3. GAIN vs FREQUENCY vs V<sub>OUT</sub>, R<sub>L</sub> = 10k



FIGURE 5. GAIN vs FREQUENCY vs RL



FIGURE 4. GAIN vs FREQUENCY vs V<sub>OUT</sub>, R<sub>L</sub> = 100k



FIGURE 6. FREQUENCY RESPONSE vs CLOSED LOOP GAIN



FIGURE 7. GAIN vs FREQUENCY vs SUPPLY VOLTAGE



FIGURE 8. GAIN vs FREQUENCY vs CL



FIGURE 9. CMRR vs FREQUENCY, V<sub>+</sub> = 2.4V and 5V



FIGURE 11. PSRR vs FREQUENCY, V, V+, V = ±2.5V



FIGURE 10. PSRR vs FREQUENCY, V+, V = ±1.2V



FIGURE 12. INPUT VOLTAGE NOISE DENSITY vs FREQUENCY



FIGURE 13. INPUT CURRENT NOISE DENSITY vs FREQUENCY



FIGURE 14. INPUT VOLTAGE NOISE 0.1Hz to 10Hz



FIGURE 15. LARGE SIGNAL STEP RESPONSE



FIGURE 17. ENABLE TO OUTPUT RESPONSE



FIGURE 16. SMALL SIGNAL STEP RESPONSE



FIGURE 18. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE



FIGURE 19. INPUT OFFSET CURRENT vs COMMON-MODE INPUT VOLTAGE



FIGURE 23. V<sub>OS</sub> (SOT PKG) vs TEMPERATURE, V<sub>+</sub>, V<sub>-</sub> = ±1.2V

FIGURE 22. V<sub>OS</sub> (SOT PKG) vs TEMPERATURE, V<sub>+</sub>, V<sub>-</sub> = ±2.5V

7

20

15

10

5

0

-5

-10

-15

-20

-25 -40 N = 1150

0

20

-20

(BIAS- (nA)

Typical Performance Curves  $V_{+} = 5V$ ,  $V_{-} = 0V$ ,  $V_{CM} = 2.5V$ ,  $R_{L} = Open$  (Continued)



FIGURE 24. IBIAS+ vs TEMPERATURE, V+, V\_ = ±2.5V



FIGURE 25. IBIAS- VS TEMPERATURE, V+, V\_ = ±2.5V

MAX

MEDIAN

40

TEMPERATURE (°C)

MIN

80

100

120

60



FIGURE 26. IBIAS+ vs TEMPERATURE, V+, V\_ = ±1.2V



FIGURE 28. IOS VS TEMPERATURE V+, V\_ = ±2.5V







FIGURE 29. IOS VS TEMPERATURE V+, V\_ = ±1.2V

February 11, 2008







FIGURE 31. PSRR vs TEMPERATURE V+, V\_ = ±1.2V TO ±2.75V











FIGURE 33. AVOL\_vs TEMPERATURE V<sub>+</sub>, V<sub>-</sub> =  $\pm$ 2.5V, V<sub>O</sub> =  $\pm$ 2V, R<sub>L</sub> = 1k



FIGURE 35. V<sub>OUT</sub> LOW vs TEMPERATURE V<sub>+</sub>, V<sub>-</sub> =  $\pm$ 2.5V, R<sub>L</sub> = 1k

# **Pin Descriptions**

ISL28146 (6 Ld SOT-23)	ISL28246 (8 Ld SOIC) (8 Ld MSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
4	2 (A) 6 (B)	IN- INA INB	Inverting input	
3	3 (A) 5 (B)	IN+ IN+_A IN-+_B	Non-inverting input	See Circuit 1
2	4	V-	Negative supply	V+ CAPACITIVELY COUPLED ESD CLAMP V- CIrcuit 2
1	1 (A) 7 (B)	OUT OUT_A OUT_B	Output	····
6	8	V+	Positive supply	See Circuit 2
5		EN	Chip enable	LOGIC PIN T Circuit 3

## Applications Information

#### Introduction

The ISL28146 and ISL28246 are single and dual channel rail-to-rail input, output (RRIO) micropower precision operational amplifiers. The parts are designed to operate from single supply (2.4V to 5.0V) or dual supply (±1.2V to www.±2.75V): The parts have an input common mode range that

extends 0.25V above the positive rail and down to the negative supply rail. The output operation can swing within about 3mV of the supply rails with a  $100k\Omega$  load.

#### Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The ISL28146 and ISL28246 achieve input rail-to-rail operation without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range gives an undistorted behavior from typically down to the negative rail and up to 0.25V higher than the V+ rail.

#### Rail-to-Rail Output

A pair of complementary MOS devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The ISL28146 and ISL28246 with a 100k $\Omega$  load will swing to within 3mV of the positive supply rail and within 3mV of the negative supply rail.

#### Results of Over-Driving the Output

Caution should be used when over-driving the output for long periods of time. Over-driving the output can occur in two ways:

- The input voltage times the gain of the amplifier exceeds the supply voltage by a large value or,
- 2. The output current required is higher than the output stage can deliver. These conditions can result in a shift in the Input Offset Voltage (V<sub>OS</sub>) as much as 1 $\mu$ V/hr. of exposure under these conditions.

#### IN+ and IN- Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals ("Pin Descriptions" on page 10 - Circuit 1). For applications where the input differential voltage is expected to exceed 0.5V, an external series resistor must be used to ensure the input currents never exceed 5mA (Figure 36).



FIGURE 36. INPUT CURRENT LIMITING

#### Enable/Disable Feature

The ISL28146 offers an  $\overline{\text{EN}}$  pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically 10µA at room temperature. The  $\overline{\text{EN}}$  pin has an internal pull-down. If left open, the  $\overline{\text{EN}}$  pin will pull to the negative rail and the device will be enabled by default. When not used, the  $\overline{\text{EN}}$  pin should either be left floating or connected directly to the -V pin.

By disabling the part, multiple ISL28146 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the  $\overline{EN}$  pin. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. Note that feed through from the IN+ to IN- pins occurs on any Mux Amp disabled channel where the input differential voltage exceeds 0.5V (e.g., active channel V<sub>OUT</sub> = 1V, while disabled channel V<sub>IN</sub> = GND), so the mux implementation is best suited for small signal applications. If large signals are required, use series IN+ resistors, or a large value R<sub>F</sub>, to keep the feed through current low enough to minimize the impact on the active channel. See "Limitations of the Differential Input Protection" on page 11.

#### Limitations of the Differential Input Protection

If the input differential voltage is expected to exceed 0.5V, an external current limiting resistor must be used to ensure the input current never exceeds 5mA. For non-inverting unity gain applications, the current limiting can be via a series IN+ resistor, or via a feedback resistor of appropriate value. For other gain configurations, the series IN+ resistor is the best choice, unless the feedback ( $R_F$ ) and gain setting ( $R_G$ ) resistors are both sufficiently large to limit the input current to 5mA.

Large differential input voltages can arise from several sources:

- 1. During open loop (comparator) operation. Used this way, the IN+ and IN- voltages don't track, so differentials arise.
- 2. When the amplifier is disabled but an input signal is still present. An R<sub>L</sub> or R<sub>G</sub> to GND keeps the IN- at GND, while the varying IN+ signal creates a differential voltage. Mux Amp applications are similar, except that the active channel  $V_{OUT}$  determines the voltage on the IN- terminal.
- 3. When the slew rate of the input pulse is considerably faster than the op amp's slew rate. If the V<sub>OUT</sub> can't keep

up with the IN+ signal, a differential voltage results, and visible distortion occurs on the input and output signals. To avoid this issue, keep the input slew rate below  $1.9V/\mu$ s, or use appropriate current limiting resistors.

Large (>2V) differential input voltages can also cause an increase in disabled  $I_{CC}. \label{eq:large}$ 

## Using Only One Channel

The ISL28246 is a dual op amp. If the application only requires one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (Figure 37).



FIGURE 37. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

#### **Current Limiting**

These devices have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

#### **Power Dissipation**

It is possible to exceed the +125°C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature ( $T_{JMAX}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
(EQ. 1)

where:

- P<sub>DMAXTOTAL</sub> is the sum of the maximum power dissipation of each amplifier in the package (PD<sub>MAX</sub>)
- PD<sub>MAX</sub> for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = 2*V_{S} \times I_{SMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)

where:

- T<sub>MAX</sub> = Maximum ambient temperature
- θ<sub>JA</sub> = Thermal resistance of the package
- PD<sub>MAX</sub> = Maximum power dissipation of 1 amplifier
- ∨<sub>S</sub> = Supply voltage (Magnitude of ∨<sub>+</sub> and ∨<sub>\_</sub>)
- I<sub>MAX</sub> = Maximum supply current of 1 amplifier
- V<sub>OUTMAX</sub> = Maximum output voltage swing of the application
- R<sub>L</sub> = Load resistance

## SOT-23 Package Family







#### MDP0038

SOT-23 PACKAGE FAMILY

	MILLIN		
SYMBOL	SOT23-5	SOT23-6	TOLERANCE
А	1.45	1.45	MAX
A1	0.10	0.10	<u>+</u> 0.05
A2	1.14	1.14	<u>+</u> 0.15
b	0.40	0.40	<u>+</u> 0.05
C	0.14	0.14	<u>±0.06</u>
D	2.90	2.90	Basic
E	2.80	2.80	Basic
E1	1.60	1.60	Basic
е	0.95	0.95	Basic
e1	1.90	1.90	Basic
L	0.45	0.45	<u>+</u> 0.10
L1	0.60	0.60	Reference
N	5	6	Reference
			Rev. F 2/07

#### NOTES:

- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).







#### MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-

Rev. M 2/07

NOTES:

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

## Mini SO Package Family (MSOP)









#### MDP0043

MINI SO PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
Α	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
Ν	8	10	Reference	-
				Rev. D 2/07

NOTES:

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

