

600V Cascode GaN FET in PQFN88 (drain tab)

Not recommended for new designs—see [TPH3206LDGB](#)

Description

The TPH3206LDG 600V, 150mΩ gallium nitride (GaN) FET is a normally-off device. Transphorm GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and smaller reverse recovery charge, delivering significant advantages over traditional silicon (Si) devices.

Transphorm is a leading-edge wide band gap supplier with world-class innovation and a portfolio of fully-qualified GaN transistors that enables increased performance and reduced overall system size and cost.

Related Literature

- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing

Ordering Information

Part Number*	Package	Package Configuration
TPH3206LDG**	8 x 8mm PQFN	Common Drain

* Add “-TR” suffix for tape and reel

** LDG package offers larger gate pad



Features

- Easy to drive—compatible with standard gate drivers
- Low conduction and switching losses
- Low Qrr of 54nC—no free-wheeling diode required
- JEDEC-qualified GaN technology
- RoHS compliant and Halogen-free

Benefits

- Increased efficiency through fast switching
- Increased power density
- Reduced system size and weight
- Enables more efficient topologies—easy to implement bridgeless totem-pole designs
- Lower BOM cost


Applications

- Renewable energy
- Industrial
- Automotive
- Telecom and datacom
- Servo motors

Key Specifications

V _{DS} (V) min	600
V _{TDS} (V) max	750
R _{DS(on)} (mΩ) max*	180
Q _{rr} (nC) typ	54
Q _g (nC) typ	6.2

* Dynamic R_(on)



Cascode Device Structure

TPH3206LDG

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter		Limit Value	Unit
$I_{D25^\circ\text{C}}$	Continuous drain current @ $T_c=25^\circ\text{C}$ ^a		17	A
$I_{D100^\circ\text{C}}$	Continuous drain current @ $T_c=100^\circ\text{C}$ ^a		12	A
I_{DM}	Pulsed drain current (pulse width: 100μs)		60	A
V_{DSS}	Drain to source voltage		600	V
V_{TDS}	Transient drain to source voltage ^b		750	V
V_{GSS}	Gate to source voltage		±18	V
$P_{D25^\circ\text{C}}$	Maximum power dissipation		96	W
T_c	Operating temperature	Case	-55 to +150	°C
T_j		Junction	-55 to +175	°C
T_s	Storage temperature		-55 to +150	°C
T_{csold}	Soldering peak temperature ^c		260	°C

Thermal Resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	1.55	°C/W
$R_{\theta JA}$	Junction-to-ambient ^d	45	°C/W

Notes:

- a. For high current operation, see application note AN0009
- b. In off-state, spike duty cycle $D < 0.1$, spike duration $< 1\mu\text{s}$
- c. Reflow MSL3
- d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm^2 copper area and $70\mu\text{m}$ thickness)

TPH3206LDG

Electrical Parameters ($T_C=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
$V_{DSS-MAX}$	Maximum drain-source voltage	600	—	—	V	$V_{GS}=0V$
$V_{GS(th)}$	Gate threshold voltage	1.65	2.1	2.6	V	$V_{DS}=V_{GS}, I_D=500\mu\text{A}$
$R_{DS(on)}$	Drain-source on-resistance ($T_J=25^\circ\text{C}$) ^a	—	150	180	mΩ	$V_{GS}=8V, I_D=11\text{A}, T_J=25^\circ\text{C}$
	Drain-source on-resistance ($T_J=175^\circ\text{C}$) ^a	—	340	—		$V_{GS}=8V, I_D=11\text{A}, T_J=175^\circ\text{C}$
I_{DSS}	Drain-to-source leakage current ($T_J=25^\circ\text{C}$)	—	2.5	30	μA	$V_{DS}=600V, V_{GS}=0V, T_J=25^\circ\text{C}$
	Drain-to-source leakage current ($T_J=150^\circ\text{C}$)	—	8	—		$V_{DS}=600V, V_{GS}=0V, T_J=150^\circ\text{C}$
I_{GSS}	Gate-to-source forward leakage current	—	—	100	nA	$V_{GS}=18V$
	Gate-to-source reverse leakage current	—	—	-100		$V_{GS}=-18V$
C_{iss}	Input capacitance	—	760	—	pF	$V_{GS}=0V, V_{DS}=480V, f=1\text{MHz}$
C_{oss}	Output capacitance	—	44	—		
C_{rss}	Reverse transfer capacitance	—	5	—		
$C_{O(er)}$	Output capacitance, energy related ^b	—	64	—		
$C_{O(tr)}$	Output capacitance, time related ^c	—	105	—	pF	$V_{GS}=0V, V_{DS}=0V \text{ to } 480V$
Q_g	Total gate charge ^d	—	6.2	9.3	nC	$V_{DS}=100V, V_{GS}=0V \text{ to } 4.5V, I_D=11\text{A}$
Q_{gs}	Gate-source charge	—	2.1	—		
Q_{gd}	Gate-drain charge	—	2.2	—		
$t_{d(on)}$	Turn-on delay	—	6	—		
t_r	Rise time	—	4.5	—	ns	$V_{DS}=480V, V_{GS}=0V \text{ to } 10V, I_D=11\text{A}, R_G=2\Omega$
$T_{d(off)}$	Turn-off delay	—	9.7	—		
t_f	Fall time	—	4	—		
Reverse Device Characteristics						
I_s	Reverse current	—	—	12	A	$V_{GS}=0V, T_C=100^\circ\text{C}, \leq 50\% \text{ Duty Cycle}$
V_{SD}	Reverse voltage ^a	—	2.6	—	V	$V_{GS}=0V, I_s=12\text{A}, T_J=25^\circ\text{C}$
		—	4.6	—		$V_{GS}=0V, I_s=12\text{A}, T_J=175^\circ\text{C}$
		—	1.8	—		$V_{GS}=0V, I_s=6\text{A}, T_J=25^\circ\text{C}$
t_{rr}	Reverse recovery time	—	17	—	ns	$I_s=11\text{A}, V_{DD}=400V, di/dt=2000A/\mu\text{s}, T_J=25^\circ\text{C}$
Q_{rr}	Reverse recovery charge	—	54	—	nC	

Notes:

- a. Dynamic value
- b. Equivalent capacitance to give same stored energy from 0V to 400V
- c. Equivalent capacitance to give same charging time from 0V to 400V
- d. Q_g does not change for $V_{DS}>100V$

TPH3206LDG

Typical Characteristics (25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics $T_J=25^\circ\text{C}$

Parameter: V_{GS}




Figure 2. Typical Output Characteristics $T_J=175^\circ\text{C}$

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics

$V_{DS}=10\text{V}$, parameter: T_J




Figure 4. Normalized On-Resistance

$I_D=12\text{A}$, $V_{GS}=8\text{V}$

TPH3206LDG

Typical Characteristics (25 °C unless otherwise stated)




Figure 5. Typical Capacitance

V_{GS}=0V, f=1MHz




Figure 6. Typical Cooss Stored Energy




Figure 7. Forward Characteristics of Rev. Diode

I_S=f(V_{SD}), Parameter T_J




Figure 8. Current Derating

Pulse width $\leq 100\mu\text{s}$

TPH3206LDG

Typical Characteristics (25 °C unless otherwise stated)




Figure 9. Safe Operating Area $T_c=25\text{ }^\circ\text{C}$
(calculated based on thermal limit)




Figure 10. Safe Operating Area $T_c=80\text{ }^\circ\text{C}$
(calculated based on thermal limit)




Figure 11. Transient Thermal Resistance




Figure 12. Power Dissipation

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit
*See app note AN0009 for methods to ensure clean switching




Figure 14. Switching Time Waveform




Figure 15. Test Circuit for Diode Characteristics




Figure 16. Diode Recovery Waveform




Figure 17. Test Circuit for Dynamic $R_{DS(on)}$





Figure 18. Dynamic $R_{DS(on)}$ Waveform

Mechanical

8x8 PQFN (LDG) Package


TPH3206LDG



TPH3206LDG


PQFN88 Tape and Reel Information

Product Orientation



- Leader empty pockets: 400mm/15.75" min
- Trailer empty pockets: 160mm/6.3" min
- Quantity per reel: 500 pcs

Carrier Tape Dimension



$A_0 = 0.40$
 $B_0 = 0.40$
 $K_0 = 2.40$

NOTES:

1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
2. CAMBER IN COMPLIANCE WITH EIA 481
3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE

TPH3206LDG

Design Considerations

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003 : Printed Circuit Board Layout and Probing	

Application Notes

- [AN0002](#): Characteristics of Transphorm GaN Power Switches
- [AN0003](#): Printed Circuit Board Layout and Probing
- [AN0004](#): Designing Hard-switched Bridges with GaN
- [AN0008](#): Drain Voltage and Avalanche Ratings for GaN FETs
- [AN0009](#): Recommended External Circuitry for GaN FETs

Evaluation Boards

- TDPS500E2C1-KIT: 1kW totem-pole PFC evaluation platform
- TDPS1000E0E10-KIT: 1kW hard-switched half-bridge, buck, or boost evaluation platform
- TDPV1000E0C1-KIT: 1kW inverter evaluation platform

TPH3206LDG

Revision History

Version	Date	Change(s)
6	11/14/2016	Added application note AN0009
7	12/12/2016	Formatting Changes to p. 3, revision of dynamic measurement verbiage, added NRND