

Not recommended for new designs—see TP65H035WS

650V GaN FET in TO-247 (source tab)

Description

The TPH3207WS 650V, $35m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

- ANOOOO: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs


Ordering Information

Part Number	Package	Package Configuration
TPH3207WS	3 lead TO-247	Source

TPH3207WS TO-247 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- · Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- · GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications		
V _{DSS} (V)	650	
V _{(TR)DSS} (V)	800	
$R_{DS(on)eff}(m\Omega)$ max*	41	
Q _{RR} (nC) typ	175	
Q _G (nC) typ	28	

^{*} Dynamic on-resistance; see Figures 19 and 20

Common Topology Power Recommendations				
CCM bridgeless totem-pole*	3821W max			
Hard-switched inverter**	4616W max			

Conditions: F_{SW}=45kHz; T_J=115°C; T_{HEATSINK}=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

- VIN=230VAC; VOUT=390VDC
- V_{IN} =380 V_{DC} ; V_{OUT} =240 V_{AC}

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit		
V _{DSS}	Drain to source voltage (T _J = -5	55°C to 150°C)	650			
V _{(TR)DSS}	Transient drain to source volta	ige a	800	V		
V _{GSS}	Gate to source voltage		±18			
P _D	Maximum power dissipation @	Tc=25°C	178	W		
1	Continuous drain current @T _C =25°C b		50	A		
I _D	Continuous drain current @T _C =100°C b		Continuous drain current @T _C =100°C b		32	A
I _{DM}	Pulsed drain current (pulse width: 10µs)		240	A		
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1700	A/µs		
(di/dt) _{RDMT}	Reverse diode di/dt, transient	d	3600	A/µs		
Tc	Operating temperature	Case	-55 to +150	°C		
Tı	Operating temperature	Junction	-55 to +150	°C		
Ts	Storage temperature		-55 to +150	°C		
T _{SOLD}	Soldering peak temperature ^e		260	°C		


Notes:


- In off-state, spike duty cycle D<0.01, spike duration <1 μ s For increased stability at high current operation, see Circuit Implementation on page 3
- Continuous switching operation c.
- ≤300 pulses per second for a total duration ≤20 minutes d.
- For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Typical	Unit
R _{OJC}	Junction-to-case	0.7	°C/W
R _{OJA}	Junction-to-ambient	40	°C/W

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (OV, 8-10V) with $R_{G(tot)} = 15\Omega$, where $R_{G(tot)} = R_G + R_{DRIVER}$

Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) b, c		
[10nF + 8Ω] x 2	200pF + 5Ω		

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC1; see page 5 for IRDMC1 and IRDMC2)
- c. I_{RDM} values can be increased by increasing R_G and C_{SN}

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward Device Characteristics						
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V
$V_{\text{GS(th)}}$	Gate threshold voltage	1.65	2.1	2.65	V	V _{DS} =V _{GS} , I _D =0.7mA
D	Drain course on reciptance a	_	35	41	mΩ	V _{GS} =8V, I _D =32A
$R_{DS(on)eff}$	Drain-source on-resistance a	_	72	_	11152	V _{GS} =8V, I _D =32A, T _J =150°C
I _{DSS}	Drain-to-source leakage current	_	5	50	μΑ	V _{DS} =650V, V _{GS} =0V
IDSS	Drain-to-source leakage current	_	15	_	μΛ	V _{DS} =650V, V _{GS} =0V, T _J =150°C
	Gate-to-source forward leakage current	_	_	100	- A	V _{GS} =18V
I _{GSS}	Gate-to-source reverse leakage current	_	_	-100	· nA	V _{GS} =-18V
C _{ISS}	Input capacitance	_	2200	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	202	_	pF	
C_{RSS}	Reverse transfer capacitance	_	27	_		
C _{O(er)}	Output capacitance, energy related b	_	280	_	nE	V _{GS} =0V, V _{DS} =0V to 400V
C _{O(tr)}	Output capacitance, time related c	_	404	_	pF	
Q _G	Total gate charge	_	28	42		
Q _{GS}	Gate-source charge	_	10	_	nC	V_{DS} =400V, V_{GS} =0V to 8V, I_D =32A
Q_{GD}	Gate-drain charge	_	6	_		
Qoss	Output charge	_	162	_	nC	V _{GS} =0V, V _{DS} =0V to 400V
$t_{\text{D(on)}}$	Turn-on delay	_	56	_		$V_{DS}{=}400V,V_{GS}{=}0V$ to 10V, $I_{D}{=}32A,R_{G}{=}10\Omega$
t _R	Rise time	_	12	_	ns	
t _{D(off)}	Turn-off delay	_	79	_] 113	
t _F	Fall time	_	9	_		

Notes:

transphormusa.com

a.

Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V b.


Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter		Тур	Max	Unit	Test Conditions	
Reverse Devi	Reverse Device Characteristics						
Is	Reverse current	_	_	31.5	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle	
V_{SD}	Davide valle de s	_	1.9	_	V	V _{GS} =0V, I _S =32A	
VSD	Reverse voltage ^a	_	1.4	_	v	V _{GS} =0V, I _S =16A	
t _{RR}	Reverse recovery time	_	42	_	ns	I _S =32A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	175	_	nC	di/dt=1000A/μs	
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1700	A/µs		
I _{RDMC1}	Reverse diode switching current, repetitive (dc) ^{c, e}	_	_	27	А	Circuit implementation and parameters on page 3	
I _{RDMC2}	Reverse diode switching current, repetitive (ac) c, e	_	_	34	А	Circuit implementation and parameters on page 3	
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	3600	A/µs		
I _{RDMT}	Reverse diode switching current, transient d,e	_	_	43	А	Circuit implementation and parameters on page 3	

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. $\ \ I_{RDM}$ values can be increased by increasing R_G and C_{SN} on page 3




160 140 120 100 80 40 40 40 20 0 2 4 6 8 10 V_{DS}[V]

Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}







Figure 3. Typical Transfer Characteristics V_{DS} =10V, parameter: T_J

Figure 4. Normalized On-resistance $I_D=32A, V_{GS}=8V$







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy






Figure 7. Typical Qoss

Figure 8. Typical Gate Charge IDS=32A, VDS=400V




Figure 9. Forward Characteristics of Rev. Diode $I_S=f(V_{SD})$; parameter: T_J ; pulse width = 20 μ s




Figure 10. Current Derating
Pulse width ≤ 10µs




Figure 11. Safe Operating Area T_c =25 ° C (calculated based on thermal limit)





Figure 12. Safe Operating Area T_c=80 °C (calculated based on thermal limit)






Figure 13. Transient Thermal Resistance

Figure 14. Power Dissipation

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic R_{DS(on)eff} Test Circuit




Figure 20. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-247 Package



Revision History

Version	Date	Change(s)
9	11/14/2016	Added app note AN0009
10	12/12/2016	Updated dynamic measurement verbiage
11	2/15/2017	Updated the package drawing; Added app note AN0010
12	11/1/2017	Updated Figures 11 & 12 (pg 7), effective on-resistance symbol to R _{DS(on)eff} to adhere to new JEDEC standards; Added common topology max power recommendations (pg 1), switching current values (pg 2), Circuit Implementation (pg 3), Qoss value (pg 4), Figures 7 & 8 (pg 6)
13	7/16/2018	marked NRND—see TP65H050WS