# Smart Power-Stage IC with Integrated Current and Temperature Sensors

#### **General Description**

The MAX20790 is a feature-rich smart power-stage IC designed to work with Maxim's controllers to implement a high-density multiphase voltage regulator. Multiple smart power-stage ICs plus a controller provide a compact synchronous buck converter that includes accurate individual phase current and temperature reporting through PMBus<sup>™</sup>. These smart power-stage devices include fault-protection circuits for overtemperature, VX short, and supply undervoltage lockout (UVLO). The MAX20790 immediately shuts down on fault detection, communicating the Fault\_ID to the controller.

Monolithic integration and advanced packaging technology allow high-switching frequencies with significantly lower losses than conventional implementations. Phase-shedding and discontinuous conduction modes (DCM) optimize efficiency over a wide range of load currents.

The MAX20790 is available in a 12-pin FC2QFN package with an exposed top-side thermal pad (3.25mm x 7.4mm).

#### **Applications**

- High-Current Multiphase-Voltage Regulators
  - Networking ASICs
  - AI and Machine Learning ASICs
  - · Graphics Processors
- Servers, Workstations, and Enterprise Storage
- Communications and Networking Equipment
- Al and Machine Learning

### **Typical Operating Circuit**



#### **Benefits and Features**

- Space-Optimized Solution
  - · Monolithic, Smart Power Stage
  - · Phase-Current Steering for Thermal Balance
  - Small Footprint: ~24mm<sup>2</sup>
- 95.6% Peak Efficiency
  - 6-Phase, 400kHz, 12V V<sub>IN</sub>, 1.8V V<sub>OUT</sub>
- 300kHz to 1.3MHz Switching Frequency
- Telemetry and Fault Reporting through Controller IC PMBus
  - Accurate Temperature Monitoring and Reporting
  - Accurate Per-Phase Current Reporting
  - Fault\_ID Indicates Type of Fault
- Advanced Self-Protection Features
- Supply and Boost UVLO Protection
  - Boost Refresh
- · VX Short and Overtemperature Shutdown
- Fast Overcurrent Protection

#### Ordering Information appears at end of data sheet.

PMBus is a trademark of SMIF, Inc.

#### **Electrical and Thermal Ratings**

DESCRIPTION	CURRENT RATING* (A)	INPUT VOLTAGE (V)	OUTPUT VOLTAGE (V)
Electrical Rating**	86	4.5 to 16	0.25 to 2.3V
Thermal Rating T <sub>A</sub> = 55°C, 200LFM	52	12	1.8
Thermal Rating T <sub>A</sub> = 55°C, 200LFM	60	12	1.0

 ${}^{*}T_{J}$  = 125°C. For specific operating conditions, see the SOA curves in the <u>Typical Operating Characteristics</u> section. \*\* Maximum-Phase DC current limited by POCP and FASTPOCP\_R typical values



# Smart Power-Stage IC with Integrated Current and Temperature Sensors

### **Absolute Maximum Ratings**

V <sub>DDH</sub> to V <sub>SS</sub> , VX_FAULT to V <sub>SS</sub> (Note 1)	0.3V to +19V
VX to V <sub>SS</sub> (DC)	0.3V to +19V
VX to V <sub>SS</sub> (AC) (Notes 1, 2)	10V to +23V
V <sub>DDH</sub> to VX (DC)	0.3V to +19V
V <sub>DDH</sub> to VX (AC) (Notes 1, 2)	10V to +23V
BST to V <sub>SS</sub> (DC)	0.3V to +21.5V
BST to V <sub>SS</sub> (AC) (Note 2)	7V to +25.5V
BST to VX Differential	0.3V to +2.5V
BST to V <sub>CC</sub> Differential (DC)	0.3V to +19V
BST to V <sub>CC</sub> Differential (AC) (Notes 1, 2)	0.3V to +23V

V <sub>DD</sub> , V <sub>CC</sub> to AGND	0.3V to +2.5V
PWM, ISENSE, TS/FAULT	
to AGND	0.3V to V <sub>DD</sub> + 0.3V
V <sub>SS</sub> to AGND	0.3V to +0.3V
Peak VX Current (Note 3)	70A to +120A
Junction Temperature (T <sub>J</sub> )	+150°C
Storage Temperature Range	65°C to +150°C
Peak Reflow Temperature Lead-Free .	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

12 FC2QFN	
Package Code	F123A7F+1
Outline Number	21-100261
Land Pattern Number	90-100099
THERMAL RESISTANCE	
Junction to Ambient ( $\theta_{JA}$ ) (Note 4)	8°C/W
Junction to Case ( $\theta_{JC_{TOP}}$ )	0.25°C/W

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Note 1: Input HF capacitors placed not more than 40 mils away from the V<sub>DDH</sub> pin required to keep inductive voltage spikes within Absolute Maximum limits.

Note 2: AC is limited to 25ns.

**Note 3:** POCP and FASTPOCP\_R limit the application below the peak VX current rating.

**Note 4:** Applicable only to the MAX16600 EV Kit in free space with no airflow.

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

## **Continuous Smart Power-Stage Thermal Design Current (TDC)**

 $T_J$  = 115°C, 500kHz,  $V_{DDH}$  = 12V, no heatsink, PCB temperature is controlled at 95°C.

AIRFLOW		V, NO LL (A) PPLICATION
	T <sub>A</sub> = 25°C	T <sub>A</sub> = 55°C
0LFM	40	39
200LFM	45	42
400LFM	47	45

### **Electrical Characteristics**

(See <u>Typical Multiphase Application Circuit</u>,  $V_{DDH} = 12V$ ,  $V_{CC} = V_{DD} = 1.8V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = T_J = +32^{\circ}C$ . All devices 100% tested at  $T_A = T_J = +32^{\circ}C$ . Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
SUPPLY VOLTAGES, SUPPLY CURRENT								
Input-Supply Voltage Range	V <sub>DDH</sub>					16	V	
Bias-Supply Voltage Range	V <sub>CC</sub> , V <sub>DD</sub>			1.71		1.98	v	
Input-Supply Current	Іррн	Shutdown (PWM = 0, TS/FAULT = 0, ISENSE = 0), $T_A = +32^{\circ}C$			1.3	10	μA	
		Inactive, no switc (PWM = Hi-Z), T <sub>A</sub>	•		650	2000		
Bias-Supply Current		Shutdown (PWM TS/FAULT = 0, IS $T_A = +32^{\circ}C$			3	6	μΑ	
	I <sub>CC</sub> + I <sub>DD</sub>	Inactive, no switching (PWM = Hi-Z), T <sub>A</sub> = +32°C			3	6.5		
			Load = 0, duty cycle = 15%, f <sub>SW</sub> = 600kHz, T <sub>A</sub> = +32°C		44		mA	
IRECON SPECIFICATIONS		·						
			0A ≤ I <sub>VX</sub> ≤ +35A (Note 5)	9.6	10	10.4		
Current-Sense Gain	A <sub>l</sub>	ISENSE/I <sub>VX</sub> , duty cycle $\leq$ 20%	+35A < I <sub>VX</sub> ≤ FASTPOCP_R (Note 6)	9.55	10	10.45	μΑ/Α	
Current-Sense Offset		Duty cycle ≤ 20%, no load		-5	0	+5	μA	
I Rondwidth		I <sub>LOAD</sub> = 0A			5			
I <sub>RECON</sub> Bandwidth		I <sub>LOAD</sub> = 85A			10		MHz	

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

## **Electrical Characteristics (continued)**

(See <u>Typical Multiphase Application Circuit</u>,  $V_{DDH} = 12V$ ,  $V_{CC} = V_{DD} = 1.8V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = T_J = +32^{\circ}C$ . All devices 100% tested at  $T_A = T_J = +32^{\circ}C$ . Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
TEMPERATURE SENSOR	L					1	
Temperature-Sensor Dynamic Range	T <sub>RANGE</sub>	(Note 7)	-40		+125	°C	
<b>T</b>		(Note 7), T <sub>J</sub> = -40°C to 0°C	2.859	3.163	3.466	- mV/°C	
Temperature-Sensor Gain	A <sub>TEMP</sub>	(Note 7), T <sub>J</sub> = 0°C to +125°C	2.954	3.0835	3.213		
	V <sub>TS/FAULT</sub> , 0°C	T <sub>J</sub> = 0°C (Note 7)	810	821	833		
Temperature-Sensor Voltage	V <sub>TS/FAULT</sub> , 125°C	T <sub>J</sub> = +125°C (Note 7)	1190	1206	1224	mV	
Temperature-Sensor Bandwidth	V <sub>TS</sub> /FAULT			144		kHz	
PROTECTION FEATURES							
V <sub>DDH</sub> Undervoltage Lockout (Rising)	VDDH_UVLO	Rising V <sub>DDH</sub> , 200mV hysteresis	4.00	4.17	4.31	V	
V Undervoltage Leekout		Rising V <sub>DD</sub> , 60mV hysteresis			1.7	v	
V <sub>DD</sub> Undervoltage Lockout	V <sub>DD_UVLO</sub>	Falling V <sub>DD</sub>	1.47	1.52	1.57	V	
BST Undervoltage Lockout (Rising)	V <sub>BST_UVLO</sub>	Rising $V_{BST}$ , 60mV hysteresis	1.47	1.56	1.62	V	
V <sub>DD</sub> Power on Reset (Falling)	V <sub>DD</sub> _POR	Falling V <sub>DD</sub> , 110mV hysteresis		1		V	
Positive Current Limit (Rising)	FASTPOCP_R	Per-phase-nonlatched peak current limit			93	А	
Positive Current Limit (Falling)	POCP	Per-phase HS on inhibit level	75 84		92	Α	
Negative Current Limit	NOCP	Per-phase LS on inhibit level	-50		-50	Α	
FASTPOCP_ Propagation Delay	tdFASTPOCP		15		ns		
Overtemperature Protection/ Shutdown	T <sub>SHDN</sub>	Rising threshold	160		°C		
HS_VXSHORT Threshold	VHSVXSHRT_TH	HS on and VX shorted to $V_{SS}$	,	V <sub>DDH</sub> - 0.6	67	V	
LS_VXSHORT Threshold	V <sub>LSVXSHRT_TH</sub>	LS on and VX shorted to V <sub>DDH</sub>		0.2 x V <sub>CC</sub>	)	V	
VX Short Fault Detect to VX_FAULT Low Delay	<sup>t</sup> VXFLB_LOW			25		ns	
VX_FAULT PIN							
VX_FAULT Output Low	V <sub>VXFLB_</sub> VOL	Output logic-low (I = 1mA)			90	mV	
VX_FAULT Leakage Current	I <sub>VXFLB_LK</sub>	VX_FAULT = 12V, T <sub>A</sub> = +32°C			1	μA	
TS/FAULT PIN							
	V <sub>TSFB_IH</sub>	Input logic-high	0.69			V	
	V <sub>TSFB_IL</sub>	Input logic-low			0.3	V	
TS/FAULT Digital Threshold	V <sub>TSFB_HL</sub>	Output logic-high, (I = 1mA)	V <sub>DD</sub> - 0.33			V	
	V <sub>TSFB_OL</sub>	Output logic-low, (I = 10mA)			0.12	V	
Fault Detect to TS/FAULT Low Delay	<sup>t</sup> TSFLB_LOW			535		ns	

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

## **Electrical Characteristics (continued)**

(See <u>Typical Multiphase Application Circuit</u>,  $V_{DDH} = 12V$ ,  $V_{CC} = V_{DD} = 1.8V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = T_J = +32^{\circ}C$ . All devices 100% tested at  $T_A = T_J = +32^{\circ}C$ . Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS MIN TYP		TYP	MAX	UNITS		
PWM AND VX PIN								
PWM Input Levels	V <sub>PWM_H</sub>	Input logic-high	V <sub>DD</sub> - 0.23			V		
	V <sub>PWM_L</sub>	Input logic-low			0.24 x V <sub>DD</sub>	V		
	V <sub>PWM_MID</sub>	PWM input midlevel for VX three- state control		0.68		V		
PWM Midlevel Hold Time	<sup>t</sup> PWM_MID_HOLD	VX low to Hi-Z transition	50		ns			
	I <sub>PWM_H</sub>	Input current, PWM high		260		μA		
PWM Input Current	I <sub>PWM_L</sub>	Input current, PWM low -430			μA			
Minimum VX On-Time	t <sub>VX_MIN</sub>		34		ns			
ISENSE PINS								
ISENSE Input Levels	VISNS_H	Input logic-high	0.81			V		
	V <sub>ISNS_L</sub>	Input logic-low			0.43	v		

Note 5: Replica current tested in production. Actual current-sense gain tolerance validated in application.

Note 6: Guaranteed by design to 4-sigma

**Note 7:** Not production tested.

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

### **Typical Operating Characteristics**

(V<sub>DDH</sub> = 12V, T<sub>A</sub> = +25°C, f<sub>SW</sub> = 400kHz, 6-phase configuration, inductor = CLH1110-6, unless otherwise noted.)



# Smart Power-Stage IC with Integrated Current and Temperature Sensors

# **Pin Configurations**



# **Pin Description**

PIN	NAME	FUNCTION
1–2	VX	Switching Node. Connect to the switching node of the output inductor.
3	BST	Boost Supply Input. Connect a $0.68\mu$ F ceramic capacitor placed on the same side and 40 mils or closer to the IC between BST and VX.
4	VX_FAULT	VX_FAULT Open-Drain Output. Use this signal to disconnect the $V_{DDH}$ input supply from the IC to prevent exothermic events.
5	PWM	<ul> <li>PWM Input. Connect to the appropriate PWM output of the controller.</li> <li>PWM Logic Levels: <ul> <li>High-Side (HS) FET on, Low-Side (LS) FET off</li> <li>Mid: Diode emulation mode; both FETs are off when the current reaches zero</li> <li>Low: LS FET on, HS FET off</li> </ul> </li> </ul>
6	TS/FAULT	Smart Power-Stage Temperature and Fault Output. This dual-function pin is used to report the junction temperature and to communicate a fault condition to the controller. See the Fault Detection and Fault_ID Communication section for the fault communication description.The junction temperature is calculated as shown below: $T_J = (V_{TS/FAULT} - V_{TS/FAULT}, 0^{\circ}C)/A_{TEMP}$ $= (V_{TS/FAULT} - 821mV)/(3.0835mV/^{\circ}C)$ Connect TS/FAULTto the appropriate TSENSE input of the controller.
7	ISENSE	Current-Sense Output. Connect to the appropriate I <sub>SENSE</sub> input pin of the controller. The I <sub>SENSE</sub> current is an attenuated replica of the VX current: $I_{SENSE} = I_{VX} \times 10 \mu A/A$

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

## **Pin Description (continued)**

PIN	NAME	FUNCTION
8	V <sub>DD</sub>	Analog Supply Input. Connect to the bias supply provided by the controller or an external 1.8V bias supply. Connect a 0.47 $\mu$ F or higher ceramic capacitor in close proximity to the IC's V <sub>DD</sub> and AGND pins.
9	AGND	Analog Ground. Connect to the ground plane using a single via placed 40 mils or closer to the IC.
10	V <sub>CC</sub>	Gate-Drive Supply. Connect to the bias supply provided by the controller or an external 1.8V bias supply. See <u>Table 2</u> for decoupling requirements.
11	V <sub>DDH</sub>	Drain of High-Side Power FET. Connect to the 12V input supply. See <u>Table 2</u> for decoupling requirements.
12	V <sub>SS</sub>	Power Ground. Connect to the return path of the output load.

# **Functional Block Diagram**



## Smart Power-Stage IC with Integrated Current and Temperature Sensors

### **Detailed Description**

The MAX20790 smart power-stage IC provides the control logic, drivers, monitoring circuits, and power semiconductors for a synchronous buck converterwith independent fault protection, status monitoring, and accurate lossless current sensing.

#### **Power-Switch Control and Drivers**

The smart power-stage ICs operate in conjunction with a Maxim controller. The controller configures the voltage regulator based on the number of phases detected. Switching is controlled by the proprietary command signals on the pulse-width modulation (PWM) control lines. The PWM control signal has three defined levels: high, low, and midlevel. The midlevel is used for phaseshedding and discontinuous-conduction modes (DCM).

#### **Bias Supply Pins**

An external boost capacitor is required to supply the voltage for the high-side switch drivers.  $V_{DD}$  and  $V_{CC}$  are dedicated pins for local decoupling and increased noise immunity for analog circuits.

#### **Current-Sense Output**

The integrated lossless current sense (or "current reconstruction") produces a precise ratiometric currentsense signal for both positive and negative currents, which is sent to the controller as an analog current signal. This current-sense technology provides accurate current information over load and temperature that is not affected by tolerances of passive elements such as the output inductor, resistors, and capacitors.

#### Phase Configuration

The ability of the controller to dynamically disable and re-enable a phase is an integral part of the Maxim controller/ power-stage architecture. The controller sets the PWM control signal to midlevel to disable a phase. The same state is used to control DCM operation. When using a coupled inductor, a proprietary mode (coupled-inductor mode) can be set by the controller and communicated to the IC through the PWM control signal to minimize losses due to coupled currents in inactive phases (during operations with reduced phase count).

#### Low Power IDDQ State

The IC enters a low-power  $I_{DDQ}$  state when all the following three signals are held low: TS/FAULT, PWM and  $I_{SENSE}$ . The controller forces this state when the regulator is in the OFF state. The smart power stage exits the  $I_{DDQ}$  state when any one of the required inputs is not held low.

### **Fault Protection**

The IC features independent fault-monitoring and protection features. TS/FAULT is pulled low when a fault occurs. The Fault\_ID is subsequently communicated to the controller over the TS/FAULT line to indicate the type of fault.

#### **Overcurrent Protection**

The IC incorporates instantaneous overcurrent fault protection using a lossless peak current sense and a reconstructed valley current. This overcurrent protection is separate from the system overcurrent protection, and is intended to operate only in extreme fault conditions to protect the IC and other components. The system overcurrent protection of the controller should be set with sufficient margin below the individual smart power stage's threshold to ensure correct system operation.

For current-sourcing operation, the reconstructed valley current limit prevents the high-side FET from turning on until the current is below the POCP level, while the lossless peak current sense turns off the high-side FET if the instantaneous current exceeds the FASTPOCP\_R overcurrent-protection value (see the <u>Electrical</u> <u>Characteristics</u> table). The FASTPOCP\_R threshold is set to ensure that the maximum allowable peak current is not exceeded when using the recommended inductors. The sourcing current limiting is not considered a hard fault condition for the smart power stage; therefore, TS/FAULT is not asserted. The maximum achievable DC current per phase is given by Equation 1.

#### Equation 1:

Maximum VX DC Phase Current =

In applications where the inductor ripple is lower than the difference between FASTOCP\_R and POCP, the ripple current must be considered when calculating the maximum average current per phase, as shown in Equation 2. Note that the clamping is based on a fast current sense independent of the I<sub>SENSE</sub> signal. Limits shown for FASTPOCP\_R and POCP in the *Electrical Characteristics* table reflect expected variations in application conditions and external component characteristics.

#### Equation 2:

Maximum VX DC Phase Current =

$$I_{POCP} + \frac{I_{RIPPLE}}{2}$$

## Smart Power-Stage IC with Integrated Current and Temperature Sensors

Note that the controller (i.e., system) overcurrent protection should be set lower than the corresponding smart power stages' maximum operating current.

For current-sinking protection, if the negative overcurrentprotection threshold is reached, the LS FET is turned off, the smart power stage limits the phase current, as shown in Equation 3, and TS/FAULT is not asserted.

#### **Equation 3:**

Maximum VX Negative DC Phase Current =

NOCP 
$$+\frac{\text{IRIPPLE}}{2}$$

#### V<sub>DD</sub> and V<sub>BST</sub> Undervoltage Lockout

The IC includes undervoltage-lockout circuits for  $V_{DD}$  and BST. For power-sequencing guidelines and operation with separate bias rails for controller and smart power stages, refer to the appropriate controller data sheet. The BST\_UVLO circuit is active at all times after the initial system startup. It is not active during the initial system power-on state (before regulation is enabled) and is activated approximately 18µs after the four BST charging cycles of the initial startup sequence. If any of these UVLO circuits is tripped during operation, the MAX20790 stops switching and a fault signal (TS/FAULT pulled LOW) is sent to the controller.

#### VDDH Undervoltage Lockout

The IC includes protection circuits that shut down the smart power stage and assert TS/FAULT if V<sub>DDH</sub> is below the correct operating range. If this circuit is tripped during operation, the smart power stage stops switching and a fault signal (TS/FAULT pulled LOW) is sent to the controller.

#### Temperature Sensing and Overtemperature Protection

Each IC incorporates an accurate die temperature sensor. The temperature-sense signal is sent to the controller as an analog signal through the TS/FAULT pin. The actual temperature of each smart power-stage device is then made available through the controller's SMBus or

PMBus interface. The junction temperature is calculated as shown in Equation 4:

**Equation 4:** 

$$\Gamma_{J} = \frac{V_{TS/FAULT} - V_{TS/FAULT}, 0^{\circ}C}{A_{TEMP}}$$

where  $V_{TS/\overline{FAULT}}$  is the measured voltage on the TS/ FAULT pin, and  $V_{TS}/\overline{FAULT}$ , 0°C and  $A_{TEMP}$  are taken from the <u>Electrical Characteristics</u> table.

The MAX20790 also includes overtemperature protection. If the trip point is reached, the IC immediately shuts down and the fault is reported to the controller through the TS/  $\overline{FAULT}$  pin.

#### **VX Short Protection During Operation**

The IC includes VX short detection to detect a local short circuit from the VX node to either  $V_{DDH}$  or  $V_{SS}$  during operation. If such a fault is detected, the smart power stage shuts down and communicates the fault to the controller through the TS/FAULT pin. The VX\_FAULT signal is also pulled low. This high-voltage open-drain VX\_FAULT signal can be used to directly disconnect an input power switch to immediately cut off the supply to  $V_{DDH}$  and prevent exothermic events.

#### Fault Detection and Fault\_ID Communication

If a fault is detected, the smart power stage sends a signal to the controller by pulling the TS/FAULT pin to ground. Under normal conditions, the voltage on this pin is an accurate analog representation of the power-stage temperature. If a fault is detected, this pin is asserted LOW to indicate that a fault condition was detected by a smart power-stage IC. <u>Table 1</u> shows the faults that result in asserting this signal. For a latching fault, the fault must be cleared and the V<sub>DD</sub> power cycled to reenable the IC.

If a nonlatching fault is detected by the smart power stage, it pulls TS/FAULT low and stops switching. The smart power stage resumes switching and deasserts TS/FAULT around 37µs after the fault condition is removed. Refer to the controller data sheet for controller response to TS/FAULT asserted LOW by the smart power-stage device.

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

## **Table 1. Fault-Detection and Protection Circuits**

FAULT NAME	FAULT DESCRIPTION	FAULT RESPONSE	TS/FAULT	FAULT_ID
BST_UVLO	Boost Supply Undervoltage Lockout	Shutdown, Latching	Asserted	2
V <sub>DD</sub> _UVLO	V <sub>DD</sub> Undervoltage Lockout	Shutdown, Nonlatching	Asserted	1
V <sub>DDH_UVLO</sub>	Input Supply Undervoltage Lockout	Shutdown, Nonlatching	Asserted	1
POCP (Sourcing)	Positive Overcurrent: Valley positive current limit that inhibits HS FET turn on	Cycle-by-Cycle Clamp	Not asserted	N/A
NOCP (Sinking)	Negative Overcurrent: Peak negative current threshold that disables the LS FET	Cycle-by-Cycle Clamp	Not asserted	N/A
FASTPOCP_R	Fast Positive OCP Rising: Peak positive VX current limit	Cycle-by-Cycle Clamp	Not asserted	N/A
HS_VXSHORT	HS on and VX to $V_{SS}$ Short	Shutdown, Latching	Asserted	3
LS_VXSHORT	LS on and V <sub>DDH</sub> to VX Short	Shutdown, Latching	Asserted	4*
OTP	Overtemperature Protection	Shutdown, Latching	Asserted	5

\*Not reported for power-up short detection.



Figure 1. TS/FAULT: Nonlatching Fault







Figure 3. TS/FAULT: Latching Fault with VXSHORT

## Smart Power-Stage IC with Integrated Current and Temperature Sensors

### **Design Procedure**

#### **Phase Current Sharing and Steering Control**

Maxim's controller/power-stage chipsets offer options for thermal balancing in applications where one or more phases have different thermal characteristics. The current sense and chipset regulation system offer the potential for current steering, where a percentage of current can be steered away from any phase, allowing that phase to operate at a different current than the other phases. This allows a precise scaling of current in any power stage(s) to achieve proper thermal balance between phases.

Refer to the applicable Maxim controller data sheet for more information on how to program this feature.

#### Thermal Path and PCB Design

The smart power-stage IC has an exposed pad on the top-side of the package that is designed as an additional thermal path. This pad is electrically connected to AGND/V<sub>SS</sub>, but is not intended for use as an electrical connection. Since there is normally sufficient airflow above the regulator, conducting heat from the top of the package results in low junction-to-ambient thermal impedance; hence, a lower junction temperature. This method provides an additional thermal path to the heat flow from the die to the PCB to ambient and also reduces the temperature of the PCB. Thermal performance is presented for various thermal conditions and airflow rates in the SOA plots (see the *Typical Operating Characteristics* section).

#### **PCB** Layout

PCB layout can significantly affect the performance of the regulator. Careful attention should be paid to the location of the input and BST capacitors and output inductor, which should be placed close to the IC. The VX traces include large voltage swings (greater than 12V) with dV/dt greater than 10V/ns. It is recommended that these traces are not

only kept short, but also are shielded with a ground plane immediately beneath.

Gerber files with layout information and complete reference designs can be obtained by contacting a Maxim account representative. Contact Maxim to obtain FC2QFN layout guidelines for optimal design.

High-frequency capacitors are chosen based on their impedance vs. frequency characteristics. The right capacitor should have low impedance at the VX ringing frequency. Place these on the same side as the IC, 40 mils or closer to the  $V_{DDH}$  pin, and not more than 60 mils away. Typical mid-frequency and bulk capacitors provide the required decoupling at mid and low frequencies. These are placed after the HF capacitors, or on the opposite side of the PCB. BST capacitors should be placed on the same side of IC as well, 40 mils or closer to the BST and VX pins, and not more than 60 mils away.

#### VX Voltage Spike and Derating

Parasitic inductance in the switching power path causes voltage spikes on VX during a low-to-high transition. Close placement of HF capacitors to the IC pins with adequate routing and vias keep the parasitic inductance low. Contact Maxim to obtain FC2QFN layout guidelines for optimal design.

#### Equation 5:

EVS<sub>SPIKE</sub> = VX(Abs Max)×I(Peak VX Current)×25ns

where VX(Abs Max) and I(Peak VX Current) are from the *Absolute Maximum Ratings* section.

Following recommended component selection, placement, and board layout, the voltage spike duration is typically only a few nanoseconds. There is still at least 80% derating if the voltage spike duration is as long as 20ns.

DESCRIPTION	VALUE	ТҮРЕ	PACKAGE	QUANTITY		
DESCRIPTION	VALUE	ITPE	PACKAGE	IC SIDE	OTHER SIDE	
V <sub>DD</sub> Capacitor	0.47µF, 6.3V	X7R, +125°C	0402	0	1	
V <sub>CC</sub> Capacitor	1µF, 6.3V	X7R, +125°C	0402	1	1	
Boost Capacitor	0.68µF, 6.3V	X7R, +125°C	0402	1	0	
V <sub>DD</sub> Filter Resistor	10Ω	1/16W 1%	0402	0	1	
V <sub>DDH</sub> HF Capacitor	4.7nF, 50V	X7R, +125°C	0603	1	0	
V <sub>DDH</sub> HF Capacitor	4.7nF, 50V	X7R, +125°C	0402	2	0	
V <sub>DDH</sub> MF Capacitor	1µF, 25V	X7R, +125°C	0603	0	2	
V <sub>DDH</sub> Bulk Capacitor	10µF, 25V	X5R	0805	0	1	

### Table 2. Typical Boost-, Filtering-, and Decoupling-Capacitor Requirements

# Smart Power-Stage IC with Integrated Current and Temperature Sensors



## **Typical Multiphase Application Circuit**

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

# **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX20790GFC+	-40°C to +125°C	12 FC2QFN
MAX20790GFC+T	-40°C to +125°C	12 FC2QFN

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

# Smart Power-Stage IC with Integrated Current and Temperature Sensors

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/20	Initial release	—
1	4/21	Updated Absolute Maximum Ratings, Typical Operating Characteristics, Pin Description table, and Typical Multiphase Application Circuit	2, 6, 7, 13

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.