

# Multi Rate Video Cable Equalizer

#### **Features**


- Multi rate adaptive equalization
- Operates from 143 to 1485 Mbps serial data rate
- SMPTE 292M, SMPTE 344M, and SMPTE 259M compliant
- Supports DVB-ASI at 270 Mbps
- Maximum cable length adjustment for HD-SDI and SD-SDI data rates
- Carrier detect and mute functionality for HD-SDI and SD-SDI data rates
- Equalizer bypass mode
- Seamless connection with HOTLink II<sup>™</sup> family
- Equalizes up to 350m of Belden 1694A and Canare L-5CFB coaxial cable at 270 Mbps
- Typically equalizes up to 200m of Belden 1694A and Canare L-5CFB coaxial cable at 1.485 Gbps
- Low power: 160 mW at 3.3V
- Single 3.3V supply
- 16-pin Quad Flat No Lead (QFN) package
- 0.18 µm CMOS technology
- Pb-free and RoHS compliant
- Pin compatible to existing QFN equalizer devices
- Uses Cypress CLEANLink<sup>™</sup> technology

#### **Functional Description**

The CYV15G0104EQ is a multi rate adaptive equalizer designed to equalize and restore signals received over  $75\Omega$  coaxial cable. The equalizer meets SMPTE 292M, SMPTE 344M, and SMPTE 259M data rates. The CYV15G0104EQ is optimized to equalize up to 350m of Canare L-5CFB and Belden 1694A coaxial cable at 270 Mbps and typically up to 200m of Canare L-5CFB and Belden 1694A coaxial cable at 1.485 Gbps. The CYV15G0104EQ connects seamlessly to the HOTLink II family of transceiver devices.

The CYV15G0104EQ has DC restoration to compensate for the DC content of the SMPTE pathological patterns. The maximum cable length adjust (MCLADJ) sets the approximate maximum cable length to equalize at SD and HD data <u>rates</u>. The CYV15G0104EQ's differential serial outputs (SDO, SDO) mute, when the approximate cable length set by MCLADJ is reached, and carrier detect (CD) is tied to MUTE. MUTE pin controls muting the outputs of the equalizer at HD and SD data rates.

Power consumption is typically 160 mW at 3.3V.




Cypress Semiconductor Corporation
Document Number: 001-07425 Rev. \*\*

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised October 25, 2007



## **Equalizer Block Diagram**



#### **Pinouts**

Figure 1. Pin Diagram - 16 Pin QFN (Top View)






Table 1. Pin Descriptions - CYV15G0104EQ Single Channel Cable Equalizer

Name	IO Characteristics	Signal Description			
Control Signa	ls				
MUTE LVTTL Input		Mute.			
		When the MUTE pin is set LOW, the equalizer's differential serial outputs are not muted.			
		When the MUTE pin is set HIGH, the equalizer's differential serial outputs are muted. BYPASS setting is ignored when MUTE is HIGH.			
		Connecting $\overline{CD}$ to MUTE pin enables automatic muting of the equalizer upon loss of signal.			
		Do not leave unused MUTE pin floating. Always drive it to a known state.			
CD	LVTTL Output	Carrier Detect.			
		When the incoming data stream is present and maximum cable length does not exceed that set by MCLADJ, CD outputs a voltage less than 0.8V.			
		When the incoming data stream is not present or maximum cable length exceeds that set by MCLADJ, CD outputs a voltage greater than 2.8V.			
		Connecting $\overline{\text{CD}}$ to MUTE pin enables automatic muting of the equalizer upon loss of signal.			
MCLADJ	Analog Input	Maximum Cable Length Adjust.			
		The maximum equalized cable length is set by the voltage applied to the MCLADJ input. When the maximum cable length set by MCLADJ is reached, the CD indicator is deasserted.			
		If MCLADJ functionality is not needed, this pin should be left floating or tied to ground to allow maximum equalized cable length.			
		MCLADJ works at both SD and HD data rates.			
BYPASS	LVTTL Input	<b>Equalizer Bypass.</b> When BY <u>PAS</u> S is set HIGH, the signal presented at the equalizer's differential serial inputs (SDI, SDI) is routed to the equalizer's differential serial outputs (SDO, SDO) without equalizing.			
		When BYPASS is set LOW, the incoming video data stream is equalized and presented at the equalizer's serial differential outputs (SDO, SDO).			
		When MUTE pin is set HIGH, BYPASS setting is ignored and the serial outputs are muted.			
AGC, AGC	Analog	Automatic Gain Control. Place a capacitor of 1 μF between the AGC and AGC pins.			
SDO, SDO	Differential Output	<b>Differential Serial Outputs.</b> The equalized serial video data stream is presented at the SDO/SDO differential serial CML output.			
SDI, SDI	Differential Input	<b>Differential Serial Inputs.</b> SDI/ $\overline{\text{SDI}}$ accepts either a single-ended or differential serial video data stream over 75 $\Omega$ coaxial cable.			
Power	·				
VCC	Power	Power Supply for Device. Connect to +3.3V DC.			
GND	Gnd	Connect to Ground.			
Center Pad	_	Connect to PCB Ground for Maximum Thermal Dissipation.			



#### **Equalizer Operation**

The CYV15G0104EQ is a high speed adaptive cable equalizer designed to equalize standard definition (SD) and high definition (HD) serial digital interface (SDI) video data streams..The CYV15G0104EQ equalizer is optimized to equalize up to 350m of Belden 1694A cable and Canare L-5CFB cable at 270 Mbps and typically up to 200m of Belden 1694A cable and Canare L-5CFB cable at 1.485 Gbps. The CYV15G0104EQ equalizer contains one power supply and typically consumes 160 mW power at 3.3V. The multi rate equalizer meets the SMPTE 259M, SMPTE 292M, SMPTE 344M, and DVB-ASI video standards. It meets all pathological requirements for SMPTE 292M as defined by RP198 and for SMPTE 259M as defined by RP178. The CYV15G0104EQ multi rate cable equalizer operates from 143 Mbps to 1.485 Gbps serial data rate.

The CYV15G0104EQ equalizer has multiple variable gain equalization stages that reverse the attenuation effects of the cable. This equalization is achieved by separate regulation of the lower and higher frequency components in the signal to give a clean output eye diagram. The CYV15G0104EQ has DC restoration to compensate for the DC content of the SMPTE pathological patterns.

## SDI, SDI

CYV15G0104EQ accepts single-ended or differential serial video data streams over 75 $\Omega$  coaxial cable. It is recommended to AC couple the SDI, SDI inputs as they are internally biased to 1.2V.

## SDO, SDO

The CYV15G0104EQ has differential serial output interface drivers that use Current Mode Logic (CML) drivers to provide source matching for the transmission line. These outputs are either AC coupled or DC coupled to HOTLink II receivers.

#### MCLADJ

Maximum Cable Length Adjust (MCLADJ) sets the approximate maximum amount of cable to be equalized. When the <u>maximum</u> cable length set by MCLADJ is reached, the CD pin is deasserted. To enable automatic muting of the device upon loss of signal, CD should be tied directly to MUTE. MCLADJ works at SD and HD data rates.

Figure 2 on page 7 illustrates the voltage required at MCLADJ input to equalize various Belden 1694A cable lengths. If MCLADJ functionality is not required, this pin should be left floating or tied to ground to enable maximum equalized cable length.

#### MUTE

MUTE is an input pin that controls the muting of the equalizer's output. MUTE operates for both HD and SD data rates.

If MUTE is set LOW, the equalizer serial outputs are not muted. If MUTE is set HIGH, then the equalizer serial outputs are muted. When MUTE is active, BYPASS setting is also ignored.

Connecting  $\overline{\text{CD}}$  to MUTE pin enables automatic muting of the equalizer upon loss of signal.

Do not leave the MUTE pin floating. Always drive it to a known state.

## Carrier Detect (CD)

Carrier Detect is an active LOW output pin that indicates the presence of a valid incoming data signal. When the incoming data signal is present, and maximum cable length does not exceed that set by MCLADJ, CD outputs a voltage less than 0.8V.

When the incoming data stream is not present, or maximum cable length exceeds that set by MCLADJ, CD outputs a voltage greater than 2.8V.

Connecting  $\overline{\text{CD}}$  to MUTE pin enables automatic muting of the equalizer upon loss of signal.

#### **BYPASS**

The CYV15G0104EQ has a bypass mode that enables the user to bypass the equalizer's equalization and DC restoration functions. When BYPASS is set HIGH, the <u>sign</u>al presented at the equalizer's differential serial inputs (SDI, <u>SDI</u>) is routed to the equalizer's differential serial outputs (SDO, SDO) without equalizing.

When BYPASS is set LOW, the incoming video data stream is equalized and <u>presented</u> at the equalizer's differential serial outputs (SDO, SDO).

#### **AGC**

Place a capacitor of 1  $\mu F$  between the AGC and  $\overline{AGC}$  pins of the CYV15G0104EQ equalizer



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Latch Up Current ...... > 200 mA

#### **Power Up Requirements**

The CYV15G0104EQ contains one power supply. The voltage on any input or IO pin must not exceed the power pin during power up.

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0°C to +70°C	+3.3V ±5%		

### **DC Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage <sup>[1]</sup>	_	3.135	3.3	3.465	V
$P_{D}$	Power Consumption <sup>[2]</sup>	_	125	160	190	mW
I <sub>S</sub>	Supply Current <sup>[1]</sup>	_	38	48	60	mA
V <sub>CMOUT</sub>	Output Common Mode Voltage <sup>[1]</sup>	Load = $50\Omega$	_	$V_{\text{CC}} - \Delta V_{\text{SDO}}/2$ = 2.9	_	V
V <sub>CMIN</sub>	Input Common Mode Voltage <sup>[1]</sup> (Bypass = High)	-	1		1.4	V
	Input Common Mode Voltage <sup>[1]</sup> (Bypass = Low)	_	0		2.9	V
_	Floating MCLADJ DC Voltage <sup>[1]</sup>	_		1.3		V
_	MCLADJ Range <sup>[2]</sup>	_	0.4	0.72	1.02	V
V <sub>CD(OH)</sub>	CD Output Voltage <sup>[1]</sup>	Carrier Not Present	2.8	_	_	V
V <sub>CD(OL)</sub>		Carrier Present	_	_	0.8	V
V <sub>MUTE</sub>	MUTE Input Voltage Required to Force Outputs to Mute <sup>[1]</sup>	Min to Mute	2.5		_	V
V <sub>MUTE</sub>	MUTE Input Voltage Required to Force Active <sup>[1]</sup>	Max to Activate	-	_	1	V

#### Notes

- 1. Production test.
- 2. Calculated results from production test.



## **AC Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
-	Serial Input Data Rate <sup>[1]</sup>	_	143	_	1485	Mbps
V <sub>SDI</sub>	Input Voltage Swing	Single-ended, at the transmitter, HD data rate	500 <sup>[5]</sup>		1200	mV
V <sub>SDI</sub>	Input Voltage Swing	Single-ended, at the transmitter, SD data rate	500 <sup>[6]</sup>		1200	mV
$\Delta V_{SDO}$	Output Voltage Swing <sup>[1]</sup>	Differential <sub>p-p</sub> , $50\Omega$ load	450	700	950	mV
-	Output Jitter for Various Cable Lengths and Data Rates	270 Mbps Belden 1694A: 0-350m Canare L-5CFB: 0-350m 800 mV transmit amplitude Equalizer pathological pattern	-	0.2 <sup>[1]</sup>	-	UI
		1.485 Gbps Belden 1694A: 0-140m Canare L-5CFB: 0-140m 800 mV transmit amplitude Equalizer pathological pattern	-	0.25 <sup>[1]</sup>	-	UI
		1.485 Gbps Belden 1694A: 140-200m Canare L-5CFB: 140-200m 800 mV transmit amplitude Equalizer pathological pattern	-	0.3 <sup>[7]</sup>	-	UI
_	Output Rise/Fall Time <sup>[3, 4]</sup>	20% - 80%, HD data rate	80	120	220	ps
	Output Rise/Fall Time <sup>[3, 4]</sup>	20% - 80%, SD data rate	80	120	350	ps
-	Mismatch in Rise/Fall Time <sup>[3, 4]</sup>	_	_	_	30	ps
-	Duty Cycle Distortion <sup>[3, 4]</sup>	HD color bar pattern	_	20	_	ps
-	Overshoot <sup>[3, 4]</sup>	_	_	_	10	%
-	Input Return Loss <sup>[3]</sup>	_	-15	_	_	dB
_	Input Resistance <sup>[3, 4]</sup>	Single-ended	-	2.5	_	kΩ
_	Input Capacitance <sup>[3, 4]</sup>	Single-ended	-	1	_	pF
_	Output Resistance <sup>[3, 4]</sup>	Single-ended	_	50	_	Ω


- Not tested. Based on characterization.
   Not tested. Guaranteed by design simulations.
   Based on characterization across temperature and voltage with 140m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.
   Based on characterization across temperature and voltage with 350m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.
   Based on characterization at T<sub>A</sub> = 25°C, V<sub>CC</sub> = 3.3V



## **Typical Performance Graphs**


(Unless otherwise stated,  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ )

Figure 2. MCLADJ Input Voltage vs Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates



## **Typical Application Circuit**

Figure 3. Interfacing CYV15G0104EQ to the HOTLink II SerDes






## **Ordering Information**

Ordering Code	Package Marking	Package Name	Package Type	Operating Range
CYV15G0104EQ-LXC	CY21EQ	LY16A	Pb-free 16-Pin QFN	0 to 70°C

## **Package Dimension**

Figure 4. 16-Pin QFN Package LY16A



DIMENSION IN mm MIN. MAX.

REFERENCE JEDEC MO-220 PKG. WEIGHT 0.04gms PART #

LF16A STANDARD PKG.

LY16A LEAD FREE PKG.

001-04468-\*A



#### **Document History Page**

Document Title: CYV15G0104EQ Multi Rate Video Cable Equalizer Document Number: 001-07425					
Rev.	Ecn No.	Issue Date	Orig. Of Change	Description Of Change	
**	1396423	SEE ECN	UKK/AESA	New datasheet	

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-07425 Rev. \*\*

Revised October 25, 2007

Page 9 of 9

PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. HOTLink is a registered trademark and HOTLink II and CLEANLink are trademarks of Cypress Semiconductor. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may be the trademarks of their respective holders.