# CYPRESS

#### MB95260H/270H/280H Series

# New 8FX 8-bit Microcontrollers

MB95260H/270H/280H are series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

#### **Features**

#### F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

# Clock (main OSC clock and sub-OSC clock are only available on MB95F262H/F262K/F263H/F263K/F264H /F264K/F282H/F282K/F283H/F283K/F284H/F284K)

- Selectable main clock source
  - □ Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
  - □ External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
  - □ Main CR clock (1/8/10 MHz ±3%, maximum machine clock frequency: 10 MHz)
- Selectable subclock source
  - □ Sub-OSC clock (32.768 kHz)
  - □ External clock (32.768 kHz)
  - □ Sub CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

#### **Timer**

- 8/16-bit composite timer
- Time-base timer
- Watch prescaler

# LIN-UART (only available on MB95F262H/F262K /F263H/F263K/F264H/F264K/F282H/F282K/F283H /F283K/F284H/F284K)

- Full duplex double buffer
- Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer

#### **External interrupt**

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

#### 8/10-bit A/D converter

■ 8-bit or 10-bit resolution can be selected.

#### Low power consumption (standby) modes

- Stop mode
- Sleep mode
- Watch mode
- Time-base timer mode

#### I/O port (Max: 17) (MB95F262K/F263K/F264K)

■ General-purpose I/O ports (Max): CMOS I/O: 15, N-ch open drain: 2

#### I/O port (Max: 16) (MB95F262H/F263H/F264H)

■ General-purpose I/O ports (Max): CMOS I/O: 15, N-ch open drain: 1

#### I/O port (Max: 5) (MB95F272K/F273K/F274K)

■ General-purpose I/O ports (Max): CMOS I/O: 3, N-ch open drain: 2

#### I/O port (Max: 4) (MB95F272H/F273H/F274H)

■ General-purpose I/O ports (Max): CMOS I/O: 3, N-ch open drain: 1

#### I/O port (Max: 13) (MB95F282K/F283K/F284K)

■ General-purpose I/O ports (Max): CMOS I/O: 11, N-ch open drain: 2

#### I/O port (Max: 12) (MB95F282H/F283H/F284H)

■ General-purpose I/O ports (Max): CMOS I/O: 11, N-ch open drain: 1

#### On-chip debug

- 1-wire serial control
- Serial writing supported (asynchronous mode)

#### Hardware/software watchdog timer

- Built-in hardware watchdog timer
- Built-in software watchdog timer

#### Power-on reset

■ A power-on reset is generated when the power is switched on.

#### Low-voltage detection reset circuit

■ Built-in low-voltage detector

**Cypress Semiconductor Corporation**Document Number: 002-07516 Rev. \*A





#### Clock supervisor counter

■ Built-in clock supervisor counter function

#### Programmable port input voltage level

■ CMOS input level / hysteresis input level

#### **Dual operation Flash memory**

■ The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

#### Flash memory security function

■ Protects the content of the Flash memory

Document Number: 002-07516 Rev. \*A Page 2 of 92





#### Contents

Product Line-up	4
Packages and Corresponding Products	9
Differences among Products and Note	s
on Product Selection	10
Pin Assignment	11
Pin Description (MB95260H Series, 32 pins)	13
Pin Description (MB95260H Series, 24 pins)	15
Pin Description (MB95260H Series, 20 pins)	17
Pin Description (MB95270H Series, 8 pins)	19
Pin Description (MB95280H Series, 32 pins)	20
Pin Description (MB95280H Series, 16 pins)	22
I/O Circuit Type	24
Notes on Device Handling	26
Pin Connection	26
Block Diagram (MB95260H Series)	28
Block Diagram (MB95270H Series)	29
Block Diagram (MB95280H Series)	30
CPII Core	21

I/O Map (MB95260H Series)	32
I/O Map (MB95270H Series)	36
I/O Map (MB95280H Series)	40
Interrupt Source Table (MB95260H Series)	
Interrupt Source Table (MB95270H Series)	
Interrupt Source Table (MB95280H Series)	
Electrical Characteristics	
Absolute Maximum Ratings	47
Recommended Operating Conditions	49
DC Characteristics	50
AC Characteristics	53
A/D Converter	68
Flash Memory Program/Erase Characteristics	72
Sample Characteristics	73
Mask Options	79
Ordering Information	80
Package Dimension	82
Major Changes	90
Decument History	0.1



# 1. Product Line-up

#### MB95260H Series

Part number										
	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K				
Parameter										
		Flash memory product								
Clock supervisor			Fiasirilleir	lory product						
Clock supervisor counter	It supervises the n	nain clock oscillatio	on.							
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset		1	Y	es	•	1				
Low-voltage detection reset		No			Yes					
Reset input		Dedicated		5	Selected by softwar	re				
CPU functions	<ul><li>Instruction bit le</li><li>Instruction lengt</li><li>Data bit length</li></ul>	<ul> <li>Number of basic instructions</li> <li>Instruction bit length</li> <li>Instruction length</li> <li>Instruction length</li> <li>Data bit length</li> <li>Minimum instruction execution time</li> <li>136</li> <li>8 bits</li> <li>1 to 3 bytes</li> <li>1, 8 and 16 bits</li> <li>61.5 ns (machine clock frequency = 16.25 MHz)</li> </ul>								
General-purpose I/O	<ul><li>I/O ports (Max)</li><li>CMOS I/O</li><li>N-ch open drain</li></ul>	: 16 : 15 : 1		<ul><li>I/O ports (Max)</li><li>CMOS I/O</li><li>N-ch open drain</li></ul>	: 17 : 15 : 2					
Time-base timer	Interval time: 0.25	6 ms to 8.3 s (exte	rnal clock frequenc	y = 4 MHz)						
Hardware/software watchdog timer		n clock at 10 MHz:		f the hardware wate	chdog timer.					
Wild register	It can be used to r	eplace three bytes	of data.							
LIN-UART	<ul><li>It has a full dupl</li><li>Clock-synchroni</li></ul>	ex double buffer. zed serial data tra		ed by a dedicated r nchronized serial on N slave.		abled.				
8/10-bit A/D	6 channels									
converter	8-bit or 10-bit reso	lution can be selec	cted.							
	2 channels									
8/16-bit composite timer	<ul> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has built-in timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>									
External	6 channels									
External interrupt		<ul> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from the standby mode.</li> </ul>								
On-chip debug		1-wire serial control     It supports serial writing. (asynchronous mode)								
						(Continued				



(Continued)						
Part number Parameter	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K
Watch prescaler	Eight different time	e intervals can be s	selected.			
IFIGER MAMORY	mands. It has a flag indi Number of prog Data retention ti	cating the completi ram/erase cycles: ' me: 20 years	ion of the operatior	n of Embedded Alg	se/erase-suspend/e	rase-resume com-
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer i	mode		
Package	DIP-24P-M07 LCC-32P-M19 FPT-20P-M09 FPT-20P-M10					



#### MB95270H Series

Part number										
	MB95F272H	MB95F273H	MB95F274H	MB95F272K	MB95F273K	MB95F274K				
Doromotor										
Parameter		Flash memory product								
Type			riash men	lory product						
counter	It supervises the n	nain clock oscillatio	on.	,	<del>,</del>					
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset			Y	es						
Low-voltage detection reset		No			Yes					
Reset input		Dedicated		S	Selected by softwar	е				
CPU functions	<ul> <li>Number of basic</li> <li>Instruction bit le</li> <li>Instruction lengt</li> <li>Data bit length</li> <li>Minimum instruct</li> <li>Interrupt proces</li> </ul>	ngth h ction execution time								
General-purpose I/O	<ul><li>I/O ports (Max)</li><li>CMOS I/O</li><li>N-ch open drain</li></ul>	: 4 : 3 : 1	<u> </u>	<ul><li>I/O ports (Max)</li><li>CMOS I/O</li><li>N-ch open drain</li></ul>	: 5 : 3 : 2					
Time-base timer	Interval time: 0.25	6 ms to 8.3 s (exte	rnal clock frequenc	cy = 4 MHz)						
Hardware/software watchdog timer	Main oscillation	Reset generation cycle  Main oscillation clock at 10 MHz: 105 ms (Min)  The sub-internal CR clock can be used as the source clock of the hardware watchdog timer.								
Wild register	It can be used to r	eplace three bytes	of data.							
LIN-UART	No LIN-UART									
	2 channels									
converter	8-bit or 10-bit reso	lution can be selec	cted.							
8/16-bit composite timer	<ul> <li>It has built-in tim</li> </ul>	ner function, PWC f an be selected from	function, PWM fun	els" or a "16-bit time ction and input cap even types) and ex	ture function.					
External	2 channels									
interrupt	<ul> <li>It can be used to</li> </ul>	wake up the devi		dge, or both edges odes.	can be selected.)					
On-chip debug	<ul><li>1-wire serial cor</li><li>It supports seria</li></ul>	ntrol I writing. (asynchro	onous mode)							
Watch prescaler	Eight different time	e intervals can be s	selected.							
Flash memory	<ul> <li>It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of program/erase cycles: 100000</li> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>									
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer	mode						
Package			-	P-M03 P-M08						



#### MB95280H Series

MB95280H Series  Part number										
Parameter	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K				
Type		Flash memory product								
Clock supervisor counter	It supervises the n	nain clock oscillatio		iony product						
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset		1	Y	es	1	•				
Low-voltage detection reset		No			Yes					
Reset input		Dedicated		S	Selected by softwar	re .				
CPU functions	<ul><li>Instruction bit le</li><li>Instruction lengt</li><li>Data bit length</li></ul>	<ul> <li>Number of basic instructions</li> <li>Instruction bit length</li> <li>Instruction length</li> <li>Instruction length</li> <li>Data bit length</li> <li>Minimum instruction execution time</li> <li>136</li> <li>8 bits</li> <li>1 to 3 bytes</li> <li>1, 8 and 16 bits</li> <li>61.5 ns (machine clock frequency = 16.25 MHz)</li> </ul>								
General-purpose I/O	<ul><li>I/O ports (Max)</li><li>CMOS I/O</li><li>N-ch open drain</li></ul>	: 13 : 11 : 2								
Time-base timer	Interval time: 0.25	6 ms to 8.3 s (exte	rnal clock frequenc	cy = 4 MHz)						
Hardware/software watchdog timer		n clock at 10 MHz:		clock of the hardw	are watchdog time	er.				
Wild register	It can be used to r	eplace three bytes	of data.							
LIN-UART	<ul><li>It has a full dupl</li><li>Clock-synchroni</li></ul>	ex double buffer.	nsfer and clock-asy	ed by a dedicated r nchronized serial on the serial of the		abled.				
8/10-bit A/D	5 channels									
converter	8-bit or 10-bit reso	lution can be seled	ted.							
8/16-bit composite timer	1 channel  The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".  It has built-in timer function, PWC function, PWM function and input capture function.  Count clock: it can be selected from internal clocks (seven types) and external clocks.  It can output square wave.									
External interrupt		<u> </u>								
On-chip debug		1-wire serial control								



(Continued)								
Part number Parameter	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K		
Watch prescaler	Eight different time	e intervals can be s	selected.					
Flash memory	mands. It has a flag indi Number of progi Data retention ti	It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume com-						
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer r	node				
Package			DIP-16	2P-M19 6P-M06 6P-M06				



# 2. Packages and Corresponding Products

Part number		MB95F2 62K	MB95F2 63H	MB95F2 63K	MB95F2 64H	MB95F2 64K	MB95F2 72H	MB95F2 72K	MB95F2 73H	MB95F2 73K	MB95F2 74H	MB95F2 74K
DIP-24P-M07	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
FPT-20P-M09	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
FPT-20P-M10	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
DIP-16P-M06	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
FPT-16P-M06	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
DIP-8P-M03	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
FPT-8P-M08	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
LCC-32P-M19	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х

Part number						
	MB95F282H	MB95F282K	MB95F283H	MB95F283K	MB95F284H	MB95F284K
Package						
DIP-24P-M07	Х	X	X	X	X	Х
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	X	X	X	Х
DIP-16P-M06	0	0	0	0	0	0
FPT-16P-M06	0	0	0	0	0	0
DIP-8P-M03	X	X	X	X	X	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х
LCC-32P-M19	0	0	0	0	0	0

O: Available

X: Unavailable



#### 3. Differences among Products and Notes on Product Selection

#### **Current consumption**

When using the on-chip debug function, take account of the current consumption of flash erase/write.

For details of current consumption, see "24. Electrical Characteristics".

#### **Package**

For details of information on each package, see "2. Packages and Corresponding Products" and "28. Package Dimension".

#### Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "24. Electrical Characteristics".


#### On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. In addition, if the Flash memory data has to be updated, the PF2/RST pin must also be connected to the same evaluation tool.


Document Number: 002-07516 Rev. \*A Page 10 of 92



## 4. Pin Assignment









# 5. Pin Description (MB95260H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	В	General-purpose I/O port
1 1	X1		Main clock I/O oscillation pin
2	PF0	В	General-purpose I/O port
2	X0	P	Main clock input oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
-	PG1	С	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.
9	P63	D	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
10	P62	D	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11	NC	_	It is an internally connected pin. Always leave it unconnected.
12	NC	_	It is an internally connected pin. Always leave it unconnected.
13	NC	_	It is an internally connected pin. Always leave it unconnected.
14	NC	_	It is an internally connected pin. Always leave it unconnected.
15	P00	E	General-purpose I/O port
15	AN00		A/D converter analog input pin
16	P64	D	General-purpose I/O port
10	EC1	]	8/16-bit composite timer ch. 1 clock input pin
17	P01	- E	General-purpose I/O port
17	AN01	_	A/D converter analog input pin
	P02		General-purpose I/O port
18	INT02		External interrupt input pin
10	AN02	E /	A/D converter analog input pin
	SCK	]	LIN-UART clock I/O pin
	P03		General-purpose I/O port
10	INT03	E E	External interrupt input pin
18	19 AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin

(Continued)

Document Number: 002-07516 Rev. \*A Page 13 of 92



Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
20	AN04	F	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	E	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06		General-purpose I/O port High-current pin
22	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin
24	P07	G	General-purpose I/O port
24 –	INT07	_	External interrupt input pin
25	NC	_	It is an internally connected pin. Always leave it unconnected.
26	NC	_	It is an internally connected pin. Always leave it unconnected.
27	NC	_	It is an internally connected pin. Always leave it unconnected.
28	NC	_	It is an internally connected pin. Always leave it unconnected.
29	NC	_	It is an internally connected pin. Always leave it unconnected.
30	NC	_	It is an internally connected pin. Always leave it unconnected.
31	NC		It is an internally connected pin. Always leave it unconnected.
32	NC	_	It is an internally connected pin. Always leave it unconnected.

<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".



# 6. Pin Description (MB95260H Series, 24 pins)

Pin no.	Pin name	I/O circuit type*	Function
4	PF0	D	General-purpose I/O port
1	X0	В	Main clock input oscillation pin
2	NC	_	It is an internally connected pin. Always leave it unconnected.
2	PF1	В	General-purpose I/O port
3	X1	В	Main clock I/O oscillation pin
4	V <sub>SS</sub>	_	Power supply pin (GND)
E	PG2	6	General-purpose I/O port
5	X1A	С	Subclock I/O oscillation pin
	PG1	6	General-purpose I/O port
6	X0A	С	Subclock input oscillation pin
7	V <sub>CC</sub>	_	Power supply pin
8	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
9	RST	A	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.
10	P62	D	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11	NC	_	It is an internally connected pin. Always leave it unconnected.
12	P63	D	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
40	P64	D	General-purpose I/O port
13	EC1	- D	8/16-bit composite timer ch. 1 clock input pin
14	NC	_	It is an internally connected pin. Always leave it unconnected.
4.5	P00	F	General-purpose I/O port
15	AN00	- E	A/D converter analog input pin
10	P01	F	General-purpose I/O port
16	AN01	- E	A/D converter analog input pin
	P02		General-purpose I/O port
17	INT02	_	External interrupt input pin
17	AN02	E	A/D converter analog input pin
	SCK		LIN-UART clock I/O pin

(Continued)

Document Number: 002-07516 Rev. \*A Page 15 of 92



Pin no.	Pin name	I/O circuit type*	Function
	P03		General-purpose I/O port
18	INT03	E	External interrupt input pin
10	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
	P04		General-purpose I/O port
	INT04		External interrupt input pin
19	AN04	F	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
20	INT05	E	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06		General-purpose I/O port High-current pin
21	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
22	P07	G	General-purpose I/O port
22	INT07		External interrupt input pin
23	NC	_	It is an internally connected pin. Always leave it unconnected.
	P12		General-purpose I/O port
24	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".



# 7. Pin Description (MB95260H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function	
1	PF0	В	General-purpose I/O port	
	X0	Б	Main clock input oscillation pin	
2 -	PF1	В	General-purpose I/O port	
2	X1	Б	Main clock I/O oscillation pin	
3	V <sub>SS</sub>	_	Power supply pin (GND)	
4	PG2	С	General-purpose I/O port	
4	X1A		Subclock I/O oscillation pin	
5 -	PG1	С	General-purpose I/O port	
5	X0A		Subclock input oscillation pin	
6	V <sub>CC</sub>	_	Power supply pin	
7	С	_	Capacitor connection pin	
	PF2		General-purpose I/O port	
8	RST	A	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.  General-purpose I/O port	
9	P62	D	General-purpose I/O port High-current pin	
	TO10		8/16-bit composite timer ch. 1 output pin	
10	P63	D	General-purpose I/O port High-current pin	
	TO11		8/16-bit composite timer ch. 1 output pin	
44	P64	5	General-purpose I/O port	
11 -	EC1	D	8/16-bit composite timer ch. 1 clock input pin	
10	P00	E	General-purpose I/O port	
12	AN00		A/D converter analog input pin	
13	P01	E	General-purpose I/O port	
13	AN01		A/D converter analog input pin	
	P02		General-purpose I/O port	
14	INT02		External interrupt input pin	
14	AN02		A/D converter analog input pin	
	SCK		LIN-UART clock I/O pin	
	P03		General-purpose I/O port	
15	INT03	E E	External interrupt input pin	
	AN03		A/D converter analog input pin	
	SOT		LIN-UART data output pin	

(Continued)

Document Number: 002-07516 Rev. \*A Page 17 of 92



Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
16	AN04	F	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
17	INT05	E	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
18	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
19	P07	G	General-purpose I/O port
19	INT07		External interrupt input pin
	P12		General-purpose I/O port
20	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".



# 8. Pin Description (MB95270H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function	
1	V <sub>SS</sub>	_	Power supply pin (GND)	
2	V <sub>CC</sub>	_		
3	С	_	Power supply pin (GND)  Power supply pin  Capacitor connection pin  General-purpose I/O port  Reset pin This pin is a dedicated reset pin in MB95F272H/F273H/F274H.  General-purpose I/O port  External interrupt input pin  A/D converter analog input pin  8/16-bit composite timer ch. 0 clock input pin  General-purpose I/O port High-current pin  A/D converter analog input pin	
	PF2		General-purpose I/O port	
4	RST	A		
	P04		General-purpose I/O port	
5	INT04		External interrupt input pin	
5	AN04		A/D converter analog input pin	
	EC0		8/16-bit composite timer ch. 0 clock input pin	
	P05	_		
6	AN05	E	A/D converter analog input pin	
	TO00		8/16-bit composite timer ch. 0 output pin	
	P06	_	General-purpose I/O port High-current pin	
7	INT06	G	External interrupt input pin	
	TO01		8/16-bit composite timer ch. 0 output pin	
	P12		General-purpose I/O port	
8	EC0	Н	8/16-bit composite timer ch. 0 clock input pin	
	DBG		DBG input pin	

<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".

Document Number: 002-07516 Rev. \*A Page 19 of 92



# 9. Pin Description (MB95280H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function	
1	PF1	В	General-purpose I/O port	
'	X1		Main clock I/O oscillation pin	
2	PF0	В	General-purpose I/O port	
	X0		Main clock input oscillation pin	
3	Vss	_	Power supply pin (GND)	
4	PG2	С	General-purpose I/O port	
4	X1A		Subclock I/O oscillation pin	
5	PG1	С	General-purpose I/O port	
3	X0A		Subclock input oscillation pin	
6	Vcc	_	Power supply pin	
7	С	_	Capacitor connection pin	
	PF2		General-purpose I/O port	
8	RST	A	Reset pin This is a dedicated reset pin in MB95F282H/F283H/F284H.	
9	NC	_	It is an internally connected pin. Always leave it unconnected.	
10	NC	_	It is an internally connected pin. Always leave it unconnected.	
11	NC	_	It is an internally connected pin. Always leave it unconnected.	
12	NC	_	It is an internally connected pin. Always leave it unconnected.	
13	NC	_	It is an internally connected pin. Always leave it unconnected.	
14	NC	_	It is an internally connected pin. Always leave it unconnected.	
15	NC	_	It is an internally connected pin. Always leave it unconnected.	
16	NC	_	It is an internally connected pin. Always leave it unconnected.	
17	P01	E	General-purpose I/O port	
.,	AN01	_	A/D converter analog input pin	
	P02		General-purpose I/O port	
18	INT02	E	External interrupt input pin	
	AN02	_	A/D converter analog input pin	
	SCK		Capacitor connection pin  General-purpose I/O port  Reset pin This is a dedicated reset pin in MB95F282H/F283H/F284H.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  It is an internally connected pin. Always leave it unconnected.  General-purpose I/O port  A/D converter analog input pin  General-purpose I/O port  External interrupt input pin  A/D converter analog input pin  LIN-UART clock I/O pin  General-purpose I/O port  External interrupt input pin  A/D converter analog input pin  LIN-UART data output pin  LIN-UART data output pin  General-purpose I/O port	
	P03		General-purpose I/O port	
19	INT03	E E	External interrupt input pin	
	AN03		A/D converter analog input pin	
	SOT		LIN-UART data output pin	
	P04		General-purpose I/O port	
	INT04		External interrupt input pin	
20	AN04	F	A/D converter analog input pin	
	SIN		LIN-UART data input pin	
	EC0		8/16-bit composite timer ch. 0 clock input pin	

(Continued)

Document Number: 002-07516 Rev. \*A Page 20 of 92



Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port High-current pin
21	INT05	E	External interrupt input pin
	AN05	7	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
22	INT06	G	External interrupt input pin
	TO01	7	8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin
24	P07	G	General-purpose I/O port
24	INT07		External interrupt input pin
25	NC	_	It is an internally connected pin. Always leave it unconnected.
26	NC	_	It is an internally connected pin. Always leave it unconnected.
27	NC	_	It is an internally connected pin. Always leave it unconnected.
28	NC	_	It is an internally connected pin. Always leave it unconnected.
29	NC	_	It is an internally connected pin. Always leave it unconnected.
30	NC	_	It is an internally connected pin. Always leave it unconnected.
31	NC	_	It is an internally connected pin. Always leave it unconnected.
32	NC	_	It is an internally connected pin. Always leave it unconnected.

<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".

Document Number: 002-07516 Rev. \*A Page 21 of 92



# 10. Pin Description (MB95280H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function	
4	PF0	В	General-purpose I/O port	
1	X0	В	Main clock input oscillation pin	
2	PF1	В	General-purpose I/O port	
_	X1	<b>-</b>	Main clock I/O oscillation pin	
3	V <sub>SS</sub>	_	Power supply pin (GND)	
4	PG2	C	General-purpose I/O port	
4	X1A		Subclock I/O oscillation pin	
5	PG1	C	General-purpose I/O port	
5	X0A		Subclock input oscillation pin	
6	V <sub>CC</sub>	_	Power supply pin	
	PF2		General-purpose I/O port	
7	RST	А	Reset pin This pin is a dedicated reset pin in MB95F282H/F283H/F284H.	
8	С	_	Capacitor connection pin	
	P02		General-purpose I/O port	
9	INT02	7 -	External interrupt input pin	
9 –	AN02	7 - 5	A/D converter analog input pin	
	SCK		LIN-UART clock I/O pin	
10	P01		General-purpose I/O port	
10	AN01		A/D converter analog input pin	
	P03		General-purpose I/O port	
11	INT03		External interrupt input pin	
''	PF0 X0 PF1 X1 V <sub>SS</sub> PG2 X1A PG1 X0A V <sub>CC</sub> PF2 RST C P02 INT02 AN02 SCK P01 AN01 P03 INT03 AN03 SOT P04 INT04		A/D converter analog input pin	
	SOT		LIN-UART data output pin	
	P04		General-purpose I/O port	
	INT04		External interrupt input pin	
12	AN04	F	A/D converter analog input pin	
	SIN		LIN-UART data input pin	
	EC0		8/16-bit composite timer ch. 0 clock input pin	

(Continued)

Document Number: 002-07516 Rev. \*A Page 22 of 92




Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port High-current pin
13	INT05	E	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 clock input pin
	P06		General-purpose I/O port High-current pin
14	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 clock input pin
15	P07	G	General-purpose I/O port
15	INT07		External interrupt input pin
	P12		General-purpose I/O port
16	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin


<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".



## 11. I/O Circuit Type









#### 12. Notes on Device Handling

#### Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "24.1 Absolute Maximum Ratings" of "24. Electrical Characteristics" is applied to the  $V_{CC}$  pin or the  $V_{SS}$  pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the  $V_{CC}$  power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in  $V_{CC}$  ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard  $V_{CC}$  value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### 13. Pin Connection

#### Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{CC}$  pin and the  $V_{SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{CC}$  pin and the  $V_{SS}$  pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu F$  as a bypass capacitor between the  $V_{CC}$  pin and the  $V_{SS}$  pin at a location close to this device.

#### DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### RST pin

Connect the RST pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{RST}$  pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.




#### C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $V_{SS}$  pin when designing the layout of a printed circuit board.






# 14. Block Diagram (MB95260H Series)






# 15. Block Diagram (MB95270H Series)





# 16. Block Diagram (MB95280H Series)





#### 17. CPU Core

#### **Memory Space**

The memory space of the MB95260H/270H/280H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95260H/270H/280H Series are shown below.

#### **Memory Maps**

	95F262H/F262K/F272H/		MB95F263H/F263K/F273H/		MB95F264H/F264K/F274H/		
	F272K/F282H/F282K		F273K/F283H/F283K		F274K/F284H/F284K		
1 н0000		0000н г		0000н г			
0080н	I/O area	0080н	I/O area	0080н	I/O area		
0090н	Access prohibited	0090н	Access prohibited	0090н	Access prohibited		
0100н	RAM 240 bytes	0100н	RAM 496 bytes	0100н	RAM 496 bytes		
0180н	Register		Register		Register		
	A	0200н		0200н			
	Access prohibited	0280н	Access prohibited	0280н	Access prohibited		
0F80н	Extension I/O area	0F80 <sub>H</sub> -	Extension I/O area	0F80 <sub>H</sub> -	Extension I/O area		
1000н	Extension // area	1000н	Extension // o area	1000н	Extension i/o area		
	Access prohibited		Access prohibited		Access prohibited		
В000н		В000н	, , , , , , , , , , , , , , , , , , ,	В000н			
	Flash 4 Kbyte		Flash 4 Kbyte	БОООН			
С000н		С000н					
	Access prohibited		Access prohibited		Flash 20 Kbyte		
		Е000н			,		
F000 <sub>H</sub>	Floob 4 Khyto		Flash 8 Kbyte				
FFFF <sub>H</sub>	Flash 4 Kbyte	FFFF <sub>H</sub> <sup>[</sup>		FFFF <sub>H</sub>			



# 18. I/O Map (MB95260H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	_	(Disabled)	_	_
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	_	(Disabled)	_	_
0007 <sub>H</sub>	SYCC	System clock control register	R/W	0000X011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0015 <sub>H</sub>	_	(Disabled)	_	_
0016 <sub>H</sub>	PDR6	Port 6 data register	R/W	00000000 <sub>B</sub>
0017 <sub>H</sub>	DDR6	Port 6 direction register	R/W	00000000 <sub>B</sub>
0018 <sub>H</sub> to 0027 <sub>H</sub>	_	(Disabled)	_	_
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	PDRG	Port G data register	R/W	00000000 <sub>B</sub>
002B <sub>H</sub>	DDRG	Port G direction register	R/W	00000000 <sub>B</sub>
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>		(Disabled)	_	_
0035 <sub>H</sub>	PULG	Port G pull-up register	R/W	00000000 <sub>B</sub>
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	00000000 <sub>B</sub>
0039 <sub>H</sub>	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	00000000 <sub>B</sub>
003A <sub>H</sub> to 0048 <sub>H</sub>	_	(Disabled)	_	_
0049 <sub>H</sub>	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	_
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub> to 006B <sub>H</sub>	_	(Disabled)	_	_
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	_	(Disabled)	_	_
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	0000XXXX <sub>B</sub>
0075 <sub>H</sub>	_	(Disabled)	_	_
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2	R/W	11111111 <sub>B</sub>
007C <sub>H</sub>	ILR3	Interrupt level setting register 3	R/W	11111111 <sub>B</sub>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	_	(Disabled)		
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F98 <sub>H</sub>	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9A <sub>H</sub>	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9B <sub>H</sub>	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 <sub>B</sub>
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	_	(Disabled)	_	_
0FBC <sub>H</sub>	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 <sub>B</sub>
0FBD <sub>H</sub>	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	_	_
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	_	(Disabled)		_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	_	(Disabled)	_	_
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub>	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0FEF <sub>H</sub> to 0FFF <sub>H</sub>	_	(Disabled)	_	_

#### R/W access symbols

R/W : Readable / Writable

R : Read only

#### Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



# 19. I/O Map (MB95270H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	_	(Disabled)	_	_
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	_	(Disabled)	_	_
0007 <sub>H</sub>	SYCC	System clock control register	R/W	0000X011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0015 <sub>H</sub>	_	(Disabled)	_	_
0016 <sub>H</sub>	_	(Disabled)	_	_
0017 <sub>H</sub>	_	(Disabled)	_	_
0018 <sub>H</sub> to 0027 <sub>H</sub>	_	(Disabled)	_	_
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	_	(Disabled)	_	_
002B <sub>H</sub>	_	(Disabled)	_	_
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>	_	(Disabled)	_	_
0035 <sub>H</sub>	_	(Disabled)	_	_
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	_	(Disabled)	-	_
0039 <sub>H</sub>	_	(Disabled)	_	_
003A <sub>H</sub> to 0048 <sub>H</sub>	_	(Disabled)		_
0049 <sub>H</sub>	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	<del>_</del>
0050 <sub>H</sub>	_	(Disabled)		_
0051 <sub>H</sub>	_	(Disabled)	_	_
0052 <sub>H</sub>	_	(Disabled)	_	_
0053 <sub>H</sub>	_	(Disabled)	_	_
0054 <sub>H</sub>	_	(Disabled)	_	_
0055 <sub>H</sub>	_	(Disabled)	_	_
0056 <sub>H</sub> to 006B <sub>H</sub>	_	(Disabled)	_	<del>_</del>
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	_	(Disabled)		_
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	0000XXXX <sub>B</sub>
0075 <sub>H</sub>	_	(Disabled)	_	_
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	_	(Disabled)	_	_
007C <sub>H</sub>	_	(Disabled)	_	<del>_</del>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	_	(Disabled)		_
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 <sub>B</sub>
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	_	(Disabled)	_	_
0F98 <sub>H</sub>	_	(Disabled)		_
0F99 <sub>H</sub>	_	(Disabled)		_
0F9A <sub>H</sub>	_	(Disabled)	_	_
0F9B <sub>H</sub>	_	(Disabled)	_	_
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	_	(Disabled)	_	_
0FBC <sub>H</sub>	_	(Disabled)		_
0FBD <sub>H</sub>	_	(Disabled)	_	_
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	_	_
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	_	(Disabled)		_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	_	(Disabled)		_
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub>	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0FEF <sub>H</sub> to 0FFF <sub>H</sub>	_	(Disabled)	_	_

# R/W access symbols

R/W : Readable / Writable

R : Read only

# Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

Document Number: 002-07516 Rev. \*A



# 20. I/O Map (MB95280H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	_	(Disabled)	_	_
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	_	(Disabled)	_	_
0007 <sub>H</sub>	SYCC	System clock control register	R/W	0000X011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0015 <sub>H</sub>	_	(Disabled)	_	_
0016 <sub>H</sub>	_	(Disabled)	_	_
0017 <sub>H</sub>	_	(Disabled)	_	_
0018 <sub>H</sub> to 0027 <sub>H</sub>	_	(Disabled)	_	_
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	PDRG	Port G data register	R/W	00000000 <sub>B</sub>
002B <sub>H</sub>	DDRG	Port G direction register	R/W	00000000 <sub>B</sub>
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>	_	(Disabled)	_	_
0035 <sub>H</sub>	PULG	Port G pull-up register	R/W	00000000 <sub>B</sub>
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	_	(Disabled)	_	_
0039 <sub>H</sub>	_	(Disabled)	_	_
003A <sub>H</sub> to 0048 <sub>H</sub>	_	(Disabled)		_
0049 <sub>H</sub>	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	_
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub> to 006B <sub>H</sub>	_	(Disabled)	_	_
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	_	(Disabled)		_
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	0000XXXX <sub>B</sub>
0075 <sub>H</sub>	_	(Disabled)	_	_
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1		11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2		11111111 <sub>B</sub>
007C <sub>H</sub>	ILR3	Interrupt level setting register 3	R/W	11111111 <sub>B</sub>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4		11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	_	(Disabled)		_



Address	Register abbreviation	Register bbreviation Register name			
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 <sub>B</sub>	
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 <sub>B</sub>	
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>	
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 <sub>B</sub>	
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>	
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>	
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>	
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>	
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>	
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_	
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>	
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>	
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>	
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>	
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>	
0F97 <sub>H</sub>	_	(Disabled)	_	_	
0F98 <sub>H</sub>	_	(Disabled)	_	_	
0F99 <sub>H</sub>	_	(Disabled)	_	_	
0F9A <sub>H</sub>	_	(Disabled)	_	_	
0F9B <sub>H</sub>	_	(Disabled)	_	_	
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	_	(Disabled)	_	_	
0FBC <sub>H</sub>	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 <sub>B</sub>	
0FBD <sub>H</sub>	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>	
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	_	_	
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)	R/W	00000000 <sub>B</sub>	
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	_	(Disabled)		_	
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>B</sub>	
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>	



Address	Register abbreviation	Register name	R/W	Initial value
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	_	(Disabled)	_	_
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub>	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0FEF <sub>H</sub> to 0FFF <sub>H</sub>	_	(Disabled)	_	_

# R/W access symbols

R/W : Readable / Writable

R : Read only

# Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



# 21. Interrupt Source Table (MB95260H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper Lower		Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	g	
External interrupt ch. 2	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	<b>↑</b>	
External interrupt ch. 6	IRQU2	FFF0H	FFF/H	L02 [1.0]		
External interrupt ch. 3	IRQ03	EEE4	EEE6	1.02.[4:0]	]	
External interrupt ch. 7	IRQUS	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]		
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	]	
LIN-UART (reception)	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	]	
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]		
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	]	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
8/16-bit composite timer ch. 1 (Upper)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	]	
_	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	1	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	1	
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	1	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	1	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	1	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	<u> </u>	
8/16-bit composite timer ch. 1 (Lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	<b>⊺ ▼</b>	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low	

Document Number: 002-07516 Rev. \*A Page 44 of 92



# 22. Interrupt Source Table (MB95270H Series)

		Vector tak	ole address	<b>D</b> ''	Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High	
_	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	]g	
_	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	<b>↑</b>	
External interrupt ch. 6	111002	TTTOH	'''''H	L02 [1.0]		
_	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]		
<del>-</del>			оп	200 [0]	<u> </u>	
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]		
_	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]		
_	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]		
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]		
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]		
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]		
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	_	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
_	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]		
_	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]		
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]		
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]		
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	<b>1</b> ↓	
_	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	<b>▼</b>	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low	

Document Number: 002-07516 Rev. \*A Page 45 of 92



# 23. Interrupt Source Table (MB95280H Series)

		Vector tab	le address	<b>D</b> 11	Priority order of in-	
Interrupt source	Interrupt re- quest num- ber	Upper Lower		Bit name of interrupt level setting register	terrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	Ī 👗	
External interrupt ch. 2	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	<b>1</b>	
External interrupt ch. 6	IRQ02	LLLOH	FFF/H	L02 [1.0]		
External interrupt ch. 3	IRQ03	FFF4 <sub>H</sub>	EEE5	1.02.14:01		
External interrupt ch. 7	INQ03	LLL <del>4</del> H	FFF5 <sub>H</sub>	L03 [1:0]		
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	]	
LIN-UART (reception)	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	]	
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]		
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	]	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
_	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]		
_	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	]	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]		
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	]	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	1	
_	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	<b>"</b>	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low	

Document Number: 002-07516 Rev. \*A Page 46 of 92




# 24. Electrical Characteristics

# 24.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		11	Pomorko	
Parameter	Symbol	Min Max		Unit	Remarks	
Power supply voltage*1	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V		
Input voltage*1	VI	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	*2	
Output voltage*1	Vo	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	*2	
Maximum clamp current	I <sub>CLAMP</sub>	- 2	+ 2	mA	Applicable to specific pins*3	
Total maximum clamp current	ΣΙΙ <sub>CLAMP</sub> Ι	_	20	mA	Applicable to specific pins*3	
"L" level maximum output	I <sub>OL1</sub>		15	mA	Other than P05, P06, P62 and P63*4	
current	I <sub>OL2</sub>	_	15	IIIA	P05, P06, P62 and P63 <sup>*4</sup>	
"L" level average current	I <sub>OLAV1</sub>		4	- mA	Other than P05, P06, P62 and P63*4 Average output current= operating current × operating ratio (1 pin)	
L level average current	I <sub>OLAV2</sub>	_	12	in A	P05, P06, P62 and P63 <sup>*4</sup> Average output current= operating current × operating ratio (1 pin)	
"L" level total maximum output current	Σl <sub>OL</sub>	_	100	mA		
"L" level total average output current	ΣI <sub>OLAV</sub>	_	50	mA	Total average output current= operating current × operating ratio (Total number of pins)	
"H" level maximum output	I <sub>OH1</sub>		- 15	0	Other than P05, P06, P62 and P63*4	
current	I <sub>OH2</sub>	-	- 15	mA	P05, P06, P62 and P63*4	
"Ll" lovel everage current	I <sub>OHAV1</sub>		- 4	A	Other than P05, P06, P62 and P63*4 Average output current= operating current × operating ratio (1 pin)	
"H" level average current	I <sub>OHAV2</sub>		- 8	- mA	P05, P06, P62 and P63 <sup>*4</sup> Average output current= operating current × operating ratio (1 pin)	
"H" level total maximum output current	Σl <sub>OH</sub>	_	- 100	mA		
"H" level total average output current	ΣΙ <sub>ΟΗΑV</sub>	_	- 50	mA	Total average output current= operating current ´ operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	T <sub>A</sub>	- 40	+ 85	°C		
Storage temperature	Tstg	- 55	+ 150	°C		



- $^{\star}$ 1: These parameters are based on the condition that V<sub>SS</sub> is 0.0 V.
- \*2:  $V_I$  and  $V_O$  must not exceed  $V_{CC}$  + 0.3 V.  $V_I$  must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the  $I_{CLAMP}$  rating is used instead of the  $V_I$  rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00, P62, P63 and P64 are only available on MB95F262H/F263K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1, PG2, PF0 and PF1 are only available on MB95F262H/F263K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.)
  - · Use under recommended operating conditions.
  - · Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the V<sub>CC</sub> voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV
    (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary
    current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the V<sub>CC</sub> pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - · Do not leave the HV (High Voltage) input pin unconnected.
  - · Example of a recommended circuit:



\*4: P62 and P63 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07516 Rev. \*A Page 48 of 92




# 24.2 Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$ 

Parameter	Symbol	Va	lue	Unit	Pon	narks
raiametei	Min Max		Ken	Remarks		
		2.4*1*2	5.5* <sup>1</sup>		In normal operation	Other than on-chip debug mode
Power supply	V <sub>CC</sub>	2.3	5.5	V	Hold condition in stop mode	- Other than on-chip debug mode
voltage		2.9	5.5	ľ	In normal operation	On ohin dahug mada
		2.3	5.5		Hold condition in stop mode	On-chip debug mode
Smoothing capacitor	C <sub>S</sub>	0.022	1	μF	*3	
Operating	т	-40	+ 85	°C	Other than on-chip debug mode	
temperature	T <sub>A</sub>	+ 5	+ 35		On-chip debug mode	

- \*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- \*2: The value is 2.88 V when the low-voltage detection reset is used.
- st3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V $_{
  m CC}$  pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $V_{SS}$  pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.

Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# 24.3 DC Characteristics

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Barranatan	0	D:	O diti		Value		11!1	Remarks
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	V <sub>IHI</sub>	P04	*1	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	٧	When CMOS input level (hysteresis input) is selected
"H" level input voltage	V <sub>IHS</sub>	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	0.8 V <sub>CC</sub>		V <sub>CC</sub> + 0.3	٧	Hysteresis input
	$V_{IHM}$	PF2	_	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	٧	Hysteresis input
	V <sub>IL</sub>	P04	*1	V <sub>SS</sub> - 0.3	_	0.3 V <sub>CC</sub>	٧	When CMOS input level (hysteresis input) is selected
"L" level input voltage	V <sub>ILS</sub>	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	V <sub>SS</sub> - 0.3	_	0.2 V <sub>CC</sub>	V	Hysteresis input
	$V_{ILM}$	PF2	_	V <sub>SS</sub> - 0.3	_	0.3 V <sub>CC</sub>	V	Hysteresis input
Open-drain output application voltage	$V_D$	PF2, P12	_	V <sub>SS</sub> - 0.3	_	V <sub>SS</sub> + 5.5	V	
"H" level output voltage	V <sub>OH1</sub>	Output pins other than P05, P06, P12, P62, P63, PF2*2	I <sub>OH</sub> = -4 mA	V <sub>CC</sub> - 0.5	_	_	٧	
	V <sub>OH2</sub>	P05, P06, P62, P63 <sup>*2</sup>	I <sub>OH</sub> = -8 mA	V <sub>CC</sub> - 0.5	_	_	٧	
"L" level output	V <sub>OL1</sub>	Output pins other than P05, P06, P62, P63*2	I <sub>OL</sub> = 4 mA	_	_	0.4	٧	
voltage	V <sub>OL2</sub>	P05, P06, P62, P63 <sup>*2</sup>	I <sub>OL</sub> = 12 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	I <sub>LI</sub>	All input pins	0.0 V < V <sub>I</sub> < V <sub>CC</sub>	- 5	_	+ 5	μΑ	When pull-up resistance is disabled
Pull-up resistance	R <sub>PULL</sub>	P00 to P07, PG1, PG2*3*4	V <sub>I</sub> = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	C <sub>IN</sub>	Other than V <sub>CC</sub> and V <sub>SS</sub>	f = 1 MHz		5	15	pF	



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Donomotor	Cumbal	Din name	Condition		Value		Unit	Damarka
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
			V <sub>CC</sub> = 5.5 V F <sub>CH</sub> = 32 MHz F <sub>MP</sub> = 16 MHz Main clock mode (divided by 2)	_	13	17	mA	Except during Flash memory programming and erasing
	I <sub>CC</sub>			_	33.5	39.5	mA	During Flash memory programming and erasing
				_	15	21	mA	At A/D conversion
Power supply current*4	Iccs		$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz $F_{MP}$ = 16 MHz Main sleep mode (divided by 2)	_	5.5	9	mA	
	I <sub>CCL</sub>	V <sub>CC</sub> (External clock operation)	$V_{CC}$ = 5.5 V $F_{CL}$ = 32 kHz $F_{MPL}$ = 16 kHz Subclock mode (divided by 2) $T_A$ = +25°C	_	65	153	μА	
	Iccls		$V_{CC}$ = 5.5 V $F_{CL}$ = 32 kHz $F_{MPL}$ = 16 kHz Subsleep mode (divided by 2) $T_A$ = +25°C	_	10	84	μА	
	Ісст		$V_{CC}$ = 5.5 V $F_{CL}$ = 32 kHz Watch mode Main stop mode $T_A$ = +25°C	_	5	30	μΑ	
	I <sub>CCMCR</sub>	V	$V_{CC}$ = 5.5 V $F_{CRH}$ = 10 MHz $F_{MP}$ = 10 MHz Main CR clock mode	_	8.6	_	mA	
	Iccscr	V <sub>CC</sub>	V <sub>CC</sub> = 5.5 V Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25°C	_	110	410	μА	



 $(V_{CC} = 5.0 V \pm 10\%, V_{SS} = 0.0 V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	( 00	Value	, 00	Unit	Remarks
rarameter	Syllibol	1 III Hame	Condition	Min	Тур	Max	o iii	Remarks
Power supply current*4	I <sub>CCTS</sub>	V <sub>CC</sub> (External clock	$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz Time-base timer mode $T_{A}$ = +25°C	_	1.1	3	mA	
	I <sub>CCH</sub>	operation)	$V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25^{\circ}\text{C}$	_	3.5	22.5	μΑ	Main stop mode for single external clock selection
	I <sub>LVD</sub>		Current consumption for low-voltage detection circuit only	_	37	54	μΑ	
	I <sub>CRH</sub>	V <sub>CC</sub>	Current consumption for the main CR oscillator	_	0.5	0.6	mA	
	I <sub>CRL</sub>		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

<sup>\*1:</sup> The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "24.4. AC Characteristics: 24.4.1. Clock Timing" for F<sub>CH</sub> and F<sub>CL</sub>.
- See "24.4. AC Characteristics: 24.4.2. Source Clock / Machine Clock" for F<sub>MP</sub> and F<sub>MPL</sub>.

Document Number: 002-07516 Rev. \*A

<sup>\*2:</sup> P62 and P63 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.

<sup>\*3:</sup> P00 is only available on MB95F262H/F262K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1 and PG2 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F283K/F283H/F283K/F284H/F284K.

<sup>\*4: •</sup> The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I<sub>LVD</sub>) to one of the value from I<sub>CC</sub> to I<sub>CCH</sub>. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I<sub>CRH</sub>, I<sub>CRL</sub>) and a specified value. In on-chip debug mode, the CR oscillator (I<sub>CRH</sub>) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.



# 24.4 AC Characteristics

24.4.1 Clock Timing

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Cumbal	Din nama	Condition		Value		Unit	Remarks		
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks		
		X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used		
	F <sub>CH</sub>	X0	X1 : open	1	_	12	MHz	When the main external clock is used		
		X0, X1	*1	1	_	32.5	MHz	When the main external clock is used		
				9.7	10	10.3	MHz	When the main CR clock is used*2		
				7.76	8	8.24	MHz	3.3 V ≤ Vcc ≤ 5.5 V(-40 °C ≤ T <sub>A</sub> ≤ + 40 °C)		
				0.97	1	1.03	MHz	$2.4 \text{ V} \le \text{Vcc} < 3.3 \text{ V} (0 \text{ °C} \le \text{T}_{A} \le +40 \text{ °C})$		
				9.55	10	10.45	MHz			
				7.64	8	8.36	MHz	When the main CR clock is used* <sup>2</sup> 3.3 V $\leq$ Vcc $\leq$ 5.5 V ( + 40 °C $<$ T <sub>A</sub> $\leq$ + 85 °C)		
				0.955	1	1.045	MHz			
				9.5	10	10.5	MHz	When the main CR clock is used*2		
Clock frequency	F <sub>CRH</sub>	_	_	7.6	8	8.4	MHz	2.4 V≤ Vcc < 3.3 V		
nequency				0.95	1	1.05	MHz	$(-40 {}^{\circ}\text{C} \le \text{T}_{\text{A}} < 0 {}^{\circ}\text{C}, +40 {}^{\circ}\text{C} < \text{T}_{\text{A}} \le +85 {}^{\circ}\text{C})$		
				9.7	10	10.3	MHz			
				7.76	8	8.24	MHz	When the main CR clock is used* <sup>3</sup> 2.4 V $\leq$ Vcc $\leq$ 5.5 V(0 °C $\leq$ T <sub>A</sub> $\leq$ + 40 °C)		
				0.97	1	1.03	MHz	(, ,		
				9.5	10	10.5	MHz	When the main CR clock is used*3		
				7.6	8	8.4	MHz	2.4 V ≤ Vcc ≤ 5.5 V		
				0.95	1	1.05	MHz	$(-40 {}^{\circ}\text{C} \le \text{T}_{\text{A}} < 0 {}^{\circ}\text{C}, +40 {}^{\circ}\text{C} < \text{T}_{\text{A}} \le +85 {}^{\circ}\text{C})$		
	F <sub>CL</sub>	X0A, X1A		l	32.768	_	kHz	When the sub oscillation circuit is used		
	' CL	70A, X1A		-	32.768	_	kHz	When the sub-external clock is used		
	F <sub>CRL</sub>	_		50	100	200	kHz	When the sub CR clock is used		
		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used		
Clock cycle	t <sub>HCYL</sub>	X0	X1 : open	83.4	_	1000	ns	When the external clock is used		
time		X0, X1	*1	30.8		1000	ns	When the external clock is used		
	t <sub>LCYL</sub>	X0A, X1A	_	_	30.5	_	μs	When the subclock is used		



 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Farameter	Syllibol	Fill Hallie	Condition	Min	Тур	Max	Oilit	Kemarks	
	t <sub>WH1</sub>	X0	X1 : open	33.4	_	_	ns		
Input clock pulse width	t <sub>WL1</sub>	X0, X1	*1	12.4	1	_	ns	When the external clock is used, the duty ratio should range between 40% and 60%.	
	t <sub>WH2</sub> t <sub>WL2</sub>	X0A		l	15.2	_	μs		
Input clock rise	t <sub>CR</sub>	X0	X1 : open	1	1	5	ns	When the external clock is used	
time and fall time	t <sub>CF</sub>	X0, X1	*1			5	ns	When the external clock is used	
CR oscillation	t <sub>CRHWK</sub>	_	_	_	_	80	μs	When the main CR clock is used	
start time	t <sub>CRLWK</sub>	_	1			10	μs	When the sub CR clock is used	


<sup>\*1:</sup> The external clock signal is input to X0 and the inverted external clock signal to X1.


Document Number: 002-07516 Rev. \*A Page 54 of 92


<sup>\*2:</sup> These specifications are not applicable to the following products: MB95F272HPH, MB95F272KPH, MB95F273HPH, MB95F273KPH, MB95F274HPH, MB95F274KPH, MB95F282HPH, MB95F282KPH, MB95F283HPH, MB95F283HPH, MB95F284HPH and MB95F284KPH.


<sup>\*3:</sup> These specifications are only applicable to the following products: MB95F272HPH, MB95F272KPH, MB95F273HPH, MB95F273KPH, MB95F274HPH, MB95F274KPH, MB95F282HPH, MB95F282KPH, MB95F283HPH, MB95F283HPH, MB95F284HPH and MB95F284KPH.













#### 24.4.2 Source Clock / Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Danamatan	Cumbal	Pin		Value		l linit	Domonico
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
		_	61.5	_	2000	ns	When the main external clock is used Min: F <sub>CH</sub> = 32.5 MHz, divided by 2 Max: F <sub>CH</sub> = 1 MHz, divided by 2
Source clock cycle time*1	<sup>t</sup> sclk		100		1000	ns	When the main CR clock is used Min: F <sub>CRH</sub> = 10 MHz Max: F <sub>CRH</sub> = 1 MHz
			_	61		μs	When the sub-oscillation clock is used $F_{CL}$ = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub CR clock is used F <sub>CRL</sub> = 100 kHz, divided by 2
	F <sub>SP</sub>		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	SP		1	_	10	MHz	When the main CR clock is used
frequency		] <del>-</del>	_	16.384	_	kHz	When the sub-oscillation clock is used
	F <sub>SPL</sub>		_	50	_	kHz	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP}$ = 16.25 MHz, no division Max: $F_{SP}$ = 0.5 MHz, divided by 16
Machine clock cycle time* <sup>2</sup> (minimum		_	100	_	16000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 10 MHz Max: F <sub>SP</sub> = 1 MHz, divided by 16
instruction execution time)	t <sub>MCLK</sub>		61	_	976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F <sub>SPL</sub> = 50 kHz, no division Max: F <sub>SPL</sub> = 50 kHz, divided by 16
	E.		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	F <sub>MP</sub>		0.0625	_	10	MHz	When the main CR clock is used
frequency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used
	F <sub>MPL</sub>		3.125	_	50	kHz	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz


<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC: DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC: DIV1 and DIV0). In addition, a source clock can be selected from the following.


- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

- Source clock (no division)
- · Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

<sup>\*2:</sup> This is the operating clock of the microcontroller. A machine clock can be selected from the following.










#### 24.4.3 External Reset

Parameter	Symbol	Value	Unit	Remarks	
Farameter	Symbol	Min	Max	Oilit	Remarks
		2 t <sub>MCLK</sub> *1	_	ns	In normal operation
RST "L" level pulse width	t <sub>RSTL</sub>	Oscillation time of the oscillator* <sup>2</sup> + 100	_		In stop mode, subclock mode, sub-sleep mode, watch mode, and power-on
		100	_	μs	In time-base timer mode

- \*1: See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.
- \*2 : The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of μs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several μs and several ms.







## 24.4.4 Power-on Reset

$(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$	$V_{SS}$	= 0.0	V, T	$_{\Delta}$ = -40°C to	+ 85°C)
--	----------	-------	------	------------------------	---------

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Condition	Min	Max	Oilit	Nemarks	
Power supply rising time	t <sub>R</sub>	_	_	50	ms		
Power supply cutoff time	t <sub>OFF</sub>	_	1	_	ms	Wait time until power-on	



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.






# 24.4.5 Peripheral Input Timing

$(V_{CC} = 5.0)$	V±10%, \	$V_{SS} = 0.0$	$V, T_{\Delta} =$	-40°C to	+ 85°C)

Parameter	Symbol	Pin name	Val	Unit	
Farameter	Symbol	riii liaille	Min	Max	
Peripheral input "H" pulse width	t <sub>ILIH</sub>	INT02 to INT07*2,*3, EC0*2, EC1*4	2 t <sub>MCLK</sub> *1	_	ns
Peripheral input "L" pulse width	t <sub>IHIL</sub>	TINTOZ TO TINTOT - , EGO , EGT	2 t <sub>MCLK</sub> *1	_	ns

- \*1: See "24.4.2. Source Clock / Machine Clock" for  $t_{\mbox{\scriptsize MCLK}}$
- \*2: INT04, INT06 and EC0 are available in all products.
- \*3: INT02, INT03, INT05 and INT07 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H /F283K/F284H/F284K.
- \*4: EC1 is only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.





24.4.6 LIN-UART Timing (only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H /F284K)

Sampling is executed at the rising edge of the sampling clock\*1, and  $serial\ clock\ delay\ is\ disabled*2$ . (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Cumbal	Pin name	Condition	Va	Unit	
Parameter	Symbol	rin name	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> *3	_	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVI</sub>	SCK, SOT	Internal clock operation output pin:	- 95	+ 95	ns
$Valid\;SIN\toSCK\;\!\!\uparrow$	t <sub>IVSHI</sub>	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	t <sub>MCLK</sub> *3 + 190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t <sub>SHIXI</sub>	SCK, SIN	_	0	_	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		3 t <sub>MCLK</sub> *3 - t <sub>R</sub>	_	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		t <sub>MCLK</sub> *3 + 95	_	ns
$SCK \downarrow \to SOT \ delay \ time$	t <sub>SLOVE</sub>	SCK, SOT	External clock	_	2 t <sub>MCLK</sub> *3 + 95	ns
Valid SIN → SCK ↑	t <sub>IVSHE</sub>	SCK, SIN	operation output pin:	190	_	ns
SCK ↑→ valid SIN hold time	t <sub>SHIXE</sub>	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	t <sub>MCLK</sub> *3 + 95	_	ns
SCK fall time	t <sub>F</sub>	SCK		_	10	ns
SCK rise time	t <sub>R</sub>	SCK		_	10	ns


<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Document Number: 002-07516 Rev. \*A Page 61 of 92

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.









Sampling is executed at the falling edge of the sampling clock\*1, and  $serial\ clock\ delay\ is\ disabled*2$ . (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter Symbol		Pin name Condition		Va	Unit	
Farameter	Symbol	Fin name	Condition	Min Max		Onit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> *3	_	ns
SCK ↑→ SOT delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock operation output pin:	- 95	+ 95	ns
$Valid\;SIN\toSCK\;\!\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	t <sub>MCLK</sub> *3 + 190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t <sub>SLIXI</sub>	SCK, SIN	_	0	_	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		3 t <sub>MCLK</sub> *3 - t <sub>R</sub>	_	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		t <sub>MCLK</sub> *3 + 95	_	ns
$SCK \uparrow \to SOT \ delay \ time$	t <sub>SHOVE</sub>	SCK, SOT	External clock	_	2 t <sub>MCLK</sub> *3 + 95	ns
$Valid\;SIN\toSCK\!\!\downarrow$	t <sub>IVSLE</sub>	SCK, SIN	operation output pin:	190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t <sub>SLIXE</sub>	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	t <sub>MCLK</sub> *3 + 95	_	ns
SCK fall time	t <sub>F</sub>	SCK		_	10	ns
SCK rise time	t <sub>R</sub>	SCK		_	10	ns


<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Document Number: 002-07516 Rev. \*A

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.







Page 65 of 92




Sampling is executed at the rising edge of the sampling clock\*1, and  $serial\ clock\ delay\ is\ enabled*2$ . (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

$(V_{CC} = 5.0 V \pm 10\%,$	$V_{CC} = 0.0 \text{ V. } T_A$	$= -40^{\circ}$ C to	+ 85°C)
(V()() = 0.0 V ± 10 /0,	VSS - 0.0 V, 1A	- <del>-</del> 0 0 10	. 00 0,

Parameter	Parameter Symbol Pin name Condition		Val	Unit			
Parameter	Symbol	rin name	Condition	Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> *3	_	ns	
SCK ↑→ SOT delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock	- 95	+ 95	ns	
$Valid\;SIN\toSCK\;\!\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	operation output pin:	t <sub>MCLK</sub> *3 + 190	_	ns	
$SCK \downarrow \to valid \; SIN \; hold \; time$	t <sub>SLIXI</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \downarrow delay\ time$	t <sub>SOVLI</sub>	SCK, SOT		_	4 t <sub>MCLK</sub> *3	ns	

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.



Document Number: 002-07516 Rev. \*A

<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.




Sampling is executed at the falling edge of the sampling clock\*1, and serial clock delay is enabled\*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	Unit		
Farameter	Symbol	Fin name	Condition	Min	Max	Oill	
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> *3	_	ns	
$SCK \downarrow \to SOT \ delay \ time$	t <sub>SLOVI</sub>	SCK, SOT	Internal clock operating	- 95	+ 95	ns	
$Valid\;SIN\toSCK\;\!\!\uparrow$	t <sub>IVSHI</sub>	SCK, SIN	output pin:	t <sub>MCLK</sub> *3 + 190	_	ns	
SCK ↑→ valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	0	_	ns	
$SOT \to SCK \uparrow delay time$	t <sub>SOVHI</sub>	SCK, SOT		_	4 t <sub>MCLK</sub> *3	ns	

<sup>\*1:</sup>There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.




<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.



# 24.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol		Value		Unit	Remarks	
Parameter	Syllibol	Min	Тур	Max	Offic	Kemarks	
Release voltage	V <sub>DL+</sub>	2.52	2.7	2.88	V	At power supply rise	
Detection voltage	V <sub>DL</sub> -	2.42	2.6	2.78	V	At power supply fall	
Hysteresis width	V <sub>HYS</sub>	70	100	_	mV		
Power supply start voltage	V <sub>off</sub>	_	_	2.3	V		
Power supply end voltage	V <sub>on</sub>	4.9	_	_	V		
Power supply voltage change time (at power supply rise)	t <sub>r</sub>	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )	
Power supply voltage change time (at power supply fall)	t <sub>f</sub>	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> -)	
Reset release delay time	t <sub>d1</sub>	_	_	300	μs		
Reset detection delay time	t <sub>d2</sub>	_	_	20	μs		





# 24.5 A/D Converter

# 24.5.1 A/D Converter Electrical Characteristics

 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol		Value	Unit	Remarks	
Parameter			Max	Onne	Remarks	
Resolution		_	_	10	bit	
Total error		- 3	_	+ 3	LSB	
Linearity error		- 2.5	_	+ 2.5	LSB	
Differential linear error		- 1.9	_	+ 1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	V <sub>SS</sub> - 1.5 LSB	V <sub>SS</sub> + 0.5 LSB	V <sub>SS</sub> + 2.5 LSB	V	
Full-scale transition voltage	V <sub>FST</sub>	V <sub>CC</sub> - 4.5 LSB	V <sub>CC</sub> - 2 LSB	V <sub>CC</sub> + 0.5 LSB	٧	
Compare time		0.9	_	16500	μs	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$
Compare time	_	1.8	_	16500	μs	4.0 V ≤ V <sub>CC</sub> < 4.5 V
Sampling time		0.6	_	∞	μs	$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ , with external impedance $< 5.4 \text{ k}\Omega$
Sampling time		1.2	_	∞	μs	$4.0 \text{ V} \le \text{V}_{CC} < 4.5 \text{ V}$ , with external impedance < $2.4 \text{ k}\Omega$
Analog input current	I <sub>AIN</sub>	- 0.3	_	+ 0.3	μΑ	
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub>	_	V <sub>CC</sub>	V	


Document Number: 002-07516 Rev. \*A Page 68 of 92




## 24.5.2 Notes on Using the A/D Converter


## External impedance of analog input and its sampling time

The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.



# Relationship between external impedance and minimum sampling time





#### A/D conversion error

As  $|V_{CC}-V_{SS}|$  decreases, the A/D conversion error increases proportionately.



#### 24.5.3 Definitions of A/D Converter Terms

#### Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

## Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow$   $\rightarrow$  "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111"  $\leftarrow$   $\rightarrow$  "11 1111 1110") of the same device.

#### Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

### Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.









# 24.6 Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks	
Farameter	Min	Тур	Max	Unit	Remarks	
Sector erase time (2 Kbyte sector)	_	0.2*1	0.5* <sup>2</sup>	S	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	_	0.5* <sup>1</sup>	7.5* <sup>2</sup>	S	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Byte writing time	_	21	6100* <sup>2</sup>	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	_	cycle		
Power supply voltage at program/erase	3.0	_	5.5	V		
Flash memory data retention time	20* <sup>3</sup>	_	_	year	Average T <sub>A</sub> = +85°C	

<sup>\*1:</sup> T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5.0 V, 100000 cycles

Document Number: 002-07516 Rev. \*A Page 72 of 92


<sup>\*2:</sup>  $T_A = +85$ °C,  $V_{CC} = 3.0 \text{ V}$ , 100000 cycles

<sup>\*3:</sup> This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being + 85°C).




## 25. Sample Characteristics

#### Power supply current temperature




Icc - Vcc


T<sub>A</sub> = +25°C F<sub>MP</sub> = 2, 4, 8, 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating




 $I_{CCL}$  - Vcc  $T_A$  = + 25°C  $F_{MPL}$  = 16 kHz (divided by 2) Subclock mode with the external clock operating




 $\begin{array}{c} \text{Icc - T}_A \\ \text{Vcc = 5.5 V F}_{\text{MP}} = 10,\,16\text{ MHz (divided by 2)} \\ \text{Main clock mode with the external clock operating} \end{array}$ 




Vcc = 5.5 V F<sub>MP</sub> = 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating




 $I_{CCL}$  -  $T_A$ Vcc = 5.5 V  $F_{MPL}$  = 16 kHz (divided by 2) Subclock mode with the external clock operating












 $I_{CCT}$  - Vcc  $T_A$  = + 25°C  $F_{MPL}$  = 16 kHz (divided by 2) Watch mode with the external clock operating




 $I_{CTS}$  - Vcc  $T_A$  = + 25°C  $F_{MP}$  = 2, 4, 8, 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating




 $I_{CCLS} - T_A \\ Vcc = 5.5 \text{ V F}_{MPL} = 16 \text{ kHz (divided by 2)} \\ \text{Subsleep mode with the external clock operating}$ 




 $I_{CCT}$  -  $T_A$ Vcc = 5.5 V  $F_{MPL}$  = 16 kHz (divided by 2) Watch mode with the external clock operating



 $I_{CTS}$  -  $T_A$ Vcc = 5.5 V  $F_{MP}$  = 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating












# Input voltage








### **Output voltage**


















<u> </u>	Vcc = 2.4 V
	Vcc = 2.7 V
	Vcc = 3.5 V
	Vcc = 4.5 V
	Vcc = 5.0 V
	Vcc = 5.5 V









# 26. Mask Options

No.	Part Number	MB95F262H MB95F263H MB95F264H MB95F272H MB95F273H MB95F274H MB95F282H MB95F283H MB95F284H	MB95F262K MB95F263K MB95F264K MB95F272K MB95F273K MB95F274K MB95F282K MB95F283K MB95F284K	
	Selectable/Fixed	Fixed		
1	Low-voltage detection reset	Without low-voltage detection reset With low-voltage detection reset		
2	Reset	With dedicated reset input Without dedicated reset input		



# 27. Ordering Information

Part Number	Package
MB95F262HWQN-G-SNE1	
MB95F262HWQN-G-SNERE1	
MB95F262KWQN-G-SNE1	
MB95F262KWQN-G-SNERE1	
MB95F263HWQN-G-SNE1	
MB95F263HWQN-G-SNERE1	32-pin plastic QFN
MB95F263KWQN-G-SNE1	(LCC-32P-M19)
MB95F263KWQN-G-SNERE1	
MB95F264HWQN-G-SNE1	
MB95F264HWQN-G-SNERE1	
MB95F264KWQN-G-SNE1	
MB95F264KWQN-G-SNERE1	
MB95F262HP-G-SH-SNE2	
MB95F262KP-G-SH-SNE2	
MB95F263HP-G-SH-SNE2	24-pin plastic SDIP
MB95F263KP-G-SH-SNE2	(DIP-24P-M07)
MB95F264HP-G-SH-SNE2	
MB95F264KP-G-SH-SNE2	
MB95F262HPF-G-SNE2	
MB95F262KPF-G-SNE2	
MB95F263HPF-G-SNE2	20-pin plastic SOP
MB95F263KPF-G-SNE2	(FPT-20P-M09)
MB95F264HPF-G-SNE2	
MB95F264KPF-G-SNE2	
MB95F262HPFT-G-SNE2	
MB95F262KPFT-G-SNE2	
MB95F263HPFT-G-SNE2	20-pin plastic TSSOP
MB95F263KPFT-G-SNE2	(FPT-20P-M10)
MB95F264HPFT-G-SNE2	, ,
MB95F264KPFT-G-SNE2	
MB95F282HWQN-G-SNE1	
MB95F282HWQN-G-SNERE1	
MB95F282KWQN-G-SNE1	
MB95F282KWQN-G-SNERE1	
MB95F283HWQN-G-SNE1	
MB95F283HWQN-G-SNERE1	32-pin plastic QFN
MB95F283KWQN-G-SNE1	(LCC-32P-M19)
MB95F283KWQN-G-SNERE1	,
MB95F284HWQN-G-SNE1	
MB95F284HWQN-G-SNERE1	
MB95F284KWQN-G-SNE1	
MB95F284KWQN-G-SNERE1	
MB95F282HPH-G-SNE2	
MB95F282KPH-G-SNE2	
MB95F283HPH-G-SNE2	16-pin plastic DIP
MB95F283KPH-G-SNE2	(DIP-16P-M06)
MB95F284HPH-G-SNE2	<u>'</u>
MB95F284KPH-G-SNE2	




Package	
16-pin plastic SOP	
(FPT-16P-M06)	
8-pin plastic DIP	
(DIP-8P-M03)	
8-pin plastic SOP	
(FPT-8P-M08)	
	16-pin plastic SOP (FPT-16P-M06)  8-pin plastic DIP (DIP-8P-M03)





## 28. Package Dimension

24-pin plastic SDIP	Lead pitch	1.778 mm
	Package width × package length	6.40 mm × 22.86 mm
	Sealing method	Plastic mold
	Mounting height	4.80 mm Max
(DIP-24P-M07)		













20-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	7.50 mm × 12.70 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	2.65 mm Max
(FPT-20P-M09)		






20-pin plastic TSSOP	Lead pitch	0.65 mm
	Package width × package length	4.40 mm × 6.50 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm MAX
	Weight	0.08 g
(FPT-20P-M10)		






16-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-16P-M06)		






16-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	5.3 × 10.15 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	2.25 mm MAX
	Weight	0.20 g
(FPT-16P-M06)	Code (Reference)	P-SOP16-5.3×10.15-1.27







8-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-8P-M03)		











# 29. Major Changes

Spansion Publication Number: DS07-12627-7E

Page	Section	Details
1	_	Changed the family name. $F^2MC\text{-}8FX \to \text{New }8FX$
2	Features	Added "• Power-on reset".
3	Product Line-up MB95260H Series	Added the parameter "Power-on reset".
5	Product Line-up MB95270H Series	Added the parameter "Power-on reset".
6	Product Line-up MB95280H Series	Added the parameter "Power-on reset".
10	Pin Assignment	Deleted the HCLK1 pin and the HCLK2 pin.
11	7 Fill Assignment	Deleted the HCLK1 pin and the HCLK2 pin.
13	Pin Description (MB95260H Series, 32 pins)	Deleted the HCLK1 pin and the HCLK2 pin.
15	Pin Description (MB95260H Series, 24 pins)	Deleted the HCLK1 pin and the HCLK2 pin.
17	Pin Description (MB95260H Series, 20 pins)	Deleted the HCLK1 pin and the HCLK2 pin.
18	Pin Description (MB95270H Series, 8 pins)	Deleted the HCLK1 pin and the HCLK2 pin.
19	Pin Description (MB95280H Series, 32 pins)	Deleted the HCLK1 pin.
20	Pili Description (MB93200H Series, 32 pilis)	Deleted the HCLK2 pin.
21	Din Description (MD05290LL Series, 16 pine)	Deleted the HCLK1 pin.
22	Pin Description (MB95280H Series, 16 pins)	Deleted the HCLK2 pin.
27	Block Diagram (MB95260H Series)	Deleted the HCLK1 pin and the HCLK2 pin.
28	Block Diagram (MB95270H Series)	Deleted the HCLK1 pin and the HCLK2 pin.
29	Block Diagram (MB95280H Series)	Deleted the HCLK1 pin and the HCLK2 pin.
52, 53		Deleted all information about the HCLK1 pin and the HCLK2 pin in the table.
54	Electrical Characteristics 4. AC Characteristics (1) Clock Timing	Deleted the HCLK1 pin and the HCLK2 pin in the "Input waveform generated when an external clock (main clock) is used".
		Deleted the external connection diagram for the HCLK1 pin and the HCLK2 pin in "Figure of main clock input port external connection".

NOTE: Please see "Document History" about later revised information.

Document Number: 002-07516 Rev. \*A Page 90 of 92



# **Document History**

Document Title: MB95260H/270H/280H Series New 8FX 8-bit Microcontrollers Document Number: 002-07516					
Revision ECN Orig. of Change Date Description of Change					
**	_	AKIH	07/04/2011	Migrated to Cypress and assigned document number 002-07516. No change to document contents or format.	
*A	5199019	AKIH	04/04/2016	Updated to Cypress format.	

Document Number: 002-07516 Rev. \*A Page 91 of 92



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

### PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07516 Rev. \*A Revised April 4, 2016 Page 92 of 92