

## Low Harmonic Distortion, 24-Channel SPST High Voltage Analog Switch

### Features

- 24 Channels of high voltage analog switch
- 3.3 or 5.0V CMOS input logic level
- 24 Channel SPST configuration
- 20 MHz data shift clock frequency
- HVCMOS technology for high performance
- Very low quiescent power dissipation-10µA
- Low parasitic capacitance
- DC to 50 MHz analog signal frequency
- -60dB typical OFF-isolation at 5.0 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- Cascadable serial data register with latches
- Flexible operating supply voltages
- Integrated bleed resistors on outputs (HV2762 only)

### Applications

- Medical ultrasound imaging
- Piezoelectric transducer drivers
- Inkjet printer heads
- Optical MEMS modules


### Description

HV2662/HV2762 are low-charge injection, 24-channel, high-voltage analog switch integrated circuits (ICs). These ICs excel in applications requiring high-voltage switching controlled by low-voltage control signals such as medical ultrasound imaging, piezoelectric transducer driver, and printers. HV2762 provides integrated bleed resistors that eliminate voltage build-up on capacitive loads such as piezoelectric transducers. HV2662 does not have integrated bleed resistors.

HV2662/HV2762 shift input data into a 24-bit shift register that can then be retained in a 24-bit latch. To reduce any possible clock feed through noise, the latch-enable bar should be left high until all bits are clocked in during the rising edge of the clock. Using High Voltage CMOS technology, these ICs combine high-voltage, bilateral DMOS switches and low-power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g.,  $V_{PP}/V_{NN}$ : +40V/-160V, +100V/-100V, and +160V/-40V.

### Package Types




64-ball VFBGA

See [Table 2-1](#) for pin information

# HV2662 / HV2762

---

## Block Diagram



## 1.0 ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS<sup>†</sup>

$V_{DD}$ logic supply .....	-0.50 to +6.5V
$V_{PP} - V_{NN}$ differential supply .....	220V
$V_{PP}$ positive supply .....	-0.5 to $V_{NN} + 200V$
$V_{NN}$ negative supply .....	+0.5 to -200V
Logic input voltage .....	-0.5V to $V_{DD} + 0.3V$
Analog signal range .....	$V_{NN}$ to $V_{PP}$
Peak analog signal current/channel .....	2.0A
Storage temperature .....	-65°C to +150°C
Power dissipation .....	1.0W

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Notes 1–3)

Symbol	Parameter	Value
$V_{DD}$	Logic power supply voltage	3.0V to 5.5V ( <a href="#">Note 2</a> )
$V_{PP}$	Positive high voltage supply	+40V to $V_{NN} + 200V$ ( <a href="#">Note 2</a> )
$V_{NN}$	Negative high voltage supply	-40V to -160V ( <a href="#">Note 2</a> )
$V_{IH}$	High level input voltage	0.9 $V_{DD}$ to $V_{DD}$
$V_{IL}$	Low level input voltage	0V to 0.1 $V_{DD}$
$V_{SIG}$	Analog signal voltage peak-to-peak	$V_{NN} + 10V$ to $V_{PP} - 10V$ ( <a href="#">Note 3</a> )
$T_A$	Operating free air temperature	0°C to 70°C

**Note 1:** Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

**2:** Rise and fall times of power supplies  $V_{DD}$ ,  $V_{PP}$ , and  $V_{NN}$  should not be less than 1.0msec.

**3:**  $V_{SIG}$  must be  $V_{NN} \leq V_{SIG} \leq V_{PP}$  or floating during power up/down transition.

### DC ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Over recommended operating conditions unless otherwise specified.  
See test circuits [Figure 3-2](#)

Parameter	Symbol	0°C		25°C		70°C		Units	Conditions	
		Min	Max	Min	Typ	Max	Min			
Small signal switch ON-resistance	$R_{ONS}$	-	-	-	26	-	-	-	$\Omega$	
		-	-	-	22	-	-	-		
		-	-	-	22	-	-	-		
		-	-	-	18	-	-	-		
		-	-	-	20	-	-	-		
		-	-	-	16	-	-	-		
Small signal switch ON-resistance matching	$\Delta R_{ONS}$	-	20	-	5.0	20	-	20	%	$I_{SIG} = 5.0mA$ , $V_{PP} = +40V$ , $V_{NN} = -160V$
Large signal switch ON-resistance	$R_{ONL}$	-	-	-	30	-	-	-	$\Omega$	$V_{SIG} = V_{PP} - 10V$ , $I_{SIG} = 1A$ ( <a href="#">Note 1</a> )
Output-switch shunt resistance (HV2762 only)	$R_{INT}$	-	-	20	35	50	-	-	$K\Omega$	Output switch to $R_{GND}$ , $I_{RINT} = 0.5 mA$

# HV2662 / HV2762

## DC ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Over recommended operating conditions unless otherwise specified.  
See test circuits [Figure 3-2](#)

Parameter	Symbol	0°C		25°C		70°C		Units	Conditions
		Min	Max	Min	Typ	Max	Min		
Switch OFF-leakage per switch	$I_{SOL}$	-	5.0	-	1.0	10	-	15	μA $V_{SIG} = V_{PP} - 10V, V_{NN} + 10V$
DC offset switch OFF	$V_{OS}$	-	300	-	100	300	-	300	mV No load for HV2762. $R_{LOAD} = 100 \text{ k}\Omega$ for HV2662
DC offset switch ON		-	500	-	100	500	-	500	
Quiescent $V_{PP}$ supply current	$I_{PPQ}$	-	-	-	10	50	-	-	μA All switches OFF
Quiescent $V_{NN}$ supply current	$I_{NNQ}$	-	-	-	-10	-50	-	-	
Quiescent $V_{PP}$ supply current	$I_{PPQ}$	-	-	-	10	50	-	-	μA All switches ON, $I_{SW} = 5.0\text{mA}$
Quiescent $V_{NN}$ supply current	$I_{NNQ}$	-	-	-	-10	-50	-	-	
Switch output peak current	$I_{SW}$	-	-	-	2.0	1.3	-	-	A $V_{SIG}$ duty cycle < 0.1% ( <a href="#">Note 1</a> )
Output switching frequency	$f_{SW}$	-	-	-	-	50	-	-	kHz Duty cycle = 50% ( <a href="#">Note 1</a> )
Average $V_{PP}$ supply current	$I_{PP}$	-	4.0	-	-	4.5	-	5.0	mA $V_{PP} = +40V, V_{NN} = -160V$ $V_{PP} = +100V, V_{NN} = -100V$ $V_{PP} = +160V, V_{NN} = -40V$
		-	4.0	-	-	4.5	-	5.0	
		-	4.0	-	-	4.5	-	5.0	
Average $V_{NN}$ supply current	$I_{NN}$	-	4.0	-	-	4.5	-	5.0	mA $V_{PP} = +40V, V_{NN} = -160V$ $V_{PP} = +100V, V_{NN} = -100V$ $V_{PP} = +160V, V_{NN} = -40V$
		-	4.0	-	-	4.5	-	5.0	
		-	4.0	-	-	4.5	-	5.0	
Average $V_{DD}$ supply current	$I_{DD}$	-	8.0	-	-	8.0	-	8.0	mA $f_{CLK} = 5.0\text{MHz}, V_{DD} = 5.0\text{V}$
Quiescent $V_{DD}$ supply current	$I_{DDQ}$	-	10	-	-	10	-	10	μA All logic inputs are static
Data out source current	$I_{SOR}$	0.45	-	0.45	0.70	-	0.40	-	mA $V_{OUT} = V_{DD} - 0.7V$
Data out sink current	$I_{SINK}$	0.45	-	0.45	0.70	-	0.40	-	mA $V_{OUT} = 0.7V$
Logic input capacitance	$C_{IN}$	-	10	-	-	10	-	10	pF ( <a href="#">Note 2</a> )

**Note 1:** Specification is obtained by characterization and is not 100% tested.

**2:** Design guidance only

## AC ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Over recommended operating conditions unless otherwise specified.  
See test circuits [Figure 3-2](#)

Parameter	Symbol	0°C		25°C		70°C		Units	Conditions
		Min	Max	Min	Typ	Max	Min		
Set up time before LE rises	$t_{SD}$	25	-	25	-	-	25	-	ns <a href="#">(Note 1)</a>
Time width of LE	$t_{WLE}$	56	-	56	-	-	56	-	ns <a href="#">V<sub>DD</sub> = 3.0V (Note 1)</a>
		12	-	12	-	-	12	-	<a href="#">V<sub>DD</sub> = 5.0V (Note 1)</a>
Clock delay time to data out	$t_{DO}$	9.0	40	9.0	-	40	9.0	40	ns <a href="#">V<sub>DD</sub> = 3.0V (Note 1)</a>
		8.0	30	8.0	-	30	8.0	30	<a href="#">V<sub>DD</sub> = 5.0V (Note 1)</a>
Time width of CLR	$t_{WCLR}$	55	-	55	-	-	55	-	ns <a href="#">(Note 1)</a>
Set up time data to clock	$t_{SU}$	21	-	21	-	-	21	-	ns <a href="#">V<sub>DD</sub> = 3.0V (Note 1)</a>
		7.0	-	7.0	-	-	7.0	-	<a href="#">V<sub>DD</sub> = 5.0V (Note 1)</a>
Hold time data from clock	$t_H$	5.0	-	5.0	-	-	5.0	-	ns <a href="#">V<sub>DD</sub> = 3.0V (Note 1)</a>
		5.0	-	5.0	-	-	5.0	-	<a href="#">V<sub>DD</sub> = 5.0V (Note 1)</a>
Clock frequency	$f_{CLK}$	-	8	-	-	8	-	8	MHz <a href="#">V<sub>DD</sub> = 3.0V</a>
		-	20	-	-	20	-	20	<a href="#">V<sub>DD</sub> = 5.0V (Note 1)</a>
Clock rise and fall times	$t_R, t_F$	-	50	-	-	50	-	50	ns <a href="#">(Note 1)</a>
Turn ON time	$t_{ON}$	-	5.0	-	-	5.0	-	5.0	$\mu$ s <a href="#">V<sub>SIG</sub> = V<sub>PP</sub> -10V, R<sub>LOAD</sub> = 10k<math>\Omega</math></a>
Turn OFF time	$t_{OFF}$	-	5.0	-	-	5.0	-	5.0	
Maximum V <sub>SIG</sub> slew rate	$dv/dt$	-	20	-	-	20	-	20	V/ns <a href="#">V<sub>PP</sub> = +40V, V<sub>NN</sub> = -160V (Note 1)</a>
		-	20	-	-	20	-	20	<a href="#">V<sub>PP</sub> = +100V, V<sub>NN</sub> = -100V (Note 1)</a>
		-	20	-	-	20	-	20	<a href="#">V<sub>PP</sub> = +160V, V<sub>NN</sub> = -40V (Note 1)</a>
OFF isolation	$K_O$	-30	-	-30	-33	-	-30	-	dB <a href="#">f = 5.0 MHz, 1.0 k<math>\Omega</math>/15 pF load (Note 1)</a>
		-58	-	-58	-60	-	-58	-	<a href="#">f = 5.0 MHz, 50<math>\Omega</math> load (Note 1)</a>
Switch crosstalk	$K_{CR}$	-60	-	-60	-70	-	-60	-	dB <a href="#">f = 5.0 MHz, 50<math>\Omega</math> load (Note 1)</a>
Output switch isolation diode current	$I_{ID}$	-	300	-	-	300	-	300	mA <a href="#">300 ns pulse width, 2.0% duty cycle (Note 1)</a>
OFF capacitance SW to GND	$C_{SG(OFF)}$	-	14	-	9.0	14	-	14	pF <a href="#">V<sub>SIG</sub> = 0V, f = 1.0 MHz (Note 1)</a>
ON capacitance SW to GND	$C_{SG(ON)}$	-	17	-	12	17	-	17	
Output voltage spike (per switch)	+V <sub>SPK</sub>	-	-	-	-	150	-	-	mV <a href="#">V<sub>PP</sub> = +40V, V<sub>NN</sub> = -160V R<sub>LOAD</sub> = 50<math>\Omega</math> (Note 1)</a>
	-V <sub>SPK</sub>	-	-	-	-	150	-	-	
	+V <sub>SPK</sub>	-	-	-	-	150	-	-	<a href="#">V<sub>PP</sub> = +100V, V<sub>NN</sub> = -100V R<sub>LOAD</sub> = 50<math>\Omega</math> (Note 1)</a>
	-V <sub>SPK</sub>	-	-	-	-	150	-	-	
	+V <sub>SPK</sub>	-	-	-	-	150	-	-	<a href="#">V<sub>PP</sub> = +160V, V<sub>NN</sub> = -40V R<sub>LOAD</sub> = 50<math>\Omega</math> (Note 1)</a>
	-V <sub>SPK</sub>	-	-	-	-	150	-	-	
Charge injection (per switch)	QC	-	-	-	820	-	-	-	pC <a href="#">V<sub>PP</sub> = +40V, V<sub>NN</sub> = -160V (Note 1)</a>
		-	-	-	600	-	-	-	<a href="#">V<sub>PP</sub> = +100V, V<sub>NN</sub> = -100V (Note 1)</a>
		-	-	-	350	-	-	-	<a href="#">V<sub>PP</sub> = +160V, V<sub>NN</sub> = -40V (Note 1)</a>

**Note 1:** Specification is obtained by characterization and is not 100% tested.

# HV2662 / HV2762

---

---

## TEMPERATURE SPECIFICATIONS

**Electrical Specifications:** Unless otherwise specified, for all specifications  $T_A = T_J = +25^\circ\text{C}$

Parameter	Symbol	Min	Typ	Max	Units	Conditions
<b>Temperature Ranges</b>						
Storage Temperature	$T_A$	-65	-	150	$^\circ\text{C}$	
<b>Package Thermal Resistances</b>						
Thermal Resistance, 64-Ball VFBGA	$\theta_{ja}$	-	36	-	$^\circ\text{C/W}$	

## 2.0 PIN DESCRIPTION

The locations of the balls are listed in [Package Types](#).

**TABLE 2-1: BALL DESCRIPTION 64-BALL VFBGA**

Pin #	HV2662	HV2762	Description
A1	SW22B	SW22B	Analog switch 22 terminal B
A2	$V_{NN}$	$V_{NN}$	Negative supply voltage
A3	SW21B	SW21B	Analog switch 21 terminal B
A4	SW20B	SW20B	Analog switch 20 terminal B
A5	SW19B	SW19B	Analog switch 19 terminal B
A6	SW18B	SW18B	Analog switch 18 terminal B
A7	SW17B	SW17B	Analog switch 17 terminal B
A8	SW16B	SW16B	Analog switch 16 terminal B
A9	SW15B	SW15B	Analog switch 15 terminal B
A10	SW15A	SW15A	Analog switch 15 terminal A
B1	SW23B	SW23B	Analog switch 23 terminal B
B2	SW23A	SW23A	Analog switch 23 terminal A
B3	SW22A	SW22A	Analog switch 22 terminal A
B4	SW21A	SW21A	Analog switch 21 terminal A
B5	SW20A	SW20A	Analog switch 20 terminal A
B6	SW19A	SW19A	Analog switch 19 terminal A
B7	SW18A	SW18A	Analog switch 18 terminal A
B8	SW17A	SW17A	Analog switch 17 terminal A
B9	SW16A	SW16A	Analog switch 16 terminal A
B10	SW14B	SW14B	Analog switch 14 terminal B
C1	NC	NC	No connect
C2	$V_{PP}$	$V_{PP}$	Positive supply voltage
C9	SW14A	SW14A	Analog switch 14 terminal A
C10	SW13B	SW13B	Analog switch 13 terminal B
D1	CLR	CLR	Latch clear logic input
D2	NC	RGND	No connect/ Ground for bleed resistor
D9	$V_{NN}$	$V_{NN}$	Negative supply voltage
D10	SW13A	SW13A	Analog switch 13 terminal A
E1	$\overline{LE}$	$\overline{LE}$	Latch-enable logic input, low active
E2	CLK	CLK	Clock logic input for shift register
E9	SW12B	SW12B	Analog switch 12 terminal B
E10	SW12A	SW12A	Analog switch 12 terminal A
F1	$V_{DD}$	$V_{DD}$	Logic supply voltage
F2	GND	GND	Ground
F9	SW11B	SW11B	Analog switch 11 terminal B
F10	SW11A	SW11A	Analog switch 11 terminal A
G1	$D_{IN}$	$D_{IN}$	Data-in logic input
G2	$D_{OUT}$	$D_{OUT}$	Data-out logic output
G9	SW10B	SW10B	Analog switch 10 terminal B
G10	$V_{NN}$	$V_{NN}$	Negative supply voltage
H1	NC	RGND	No connect/ Ground for bleed resistor
H2	$V_{PP}$	$V_{PP}$	Positive supply voltage

# HV2662 / HV2762

---


---

TABLE 2-1: BALL DESCRIPTION 64-BALL VFBGA (CONTINUED)

Pin #	HV2662	HV2762	Description
H9	SW10A	SW10A	Analog switch 10 terminal A
H10	SW9B	SW9B	Analog switch 9 terminal B
J1	SW0A	SW0A	Analog switch 0 terminal A
J2	SW0B	SW0B	Analog switch 0 terminal B
J3	SW1B	SW1B	Analog switch 1 terminal B
J4	SW2B	SW2B	Analog switch 2 terminal B
J5	SW3B	SW3B	Analog switch 3 terminal B
J6	SW4B	SW4B	Analog switch 4 terminal B
J7	SW5B	SW5B	Analog switch 5 terminal B
J8	SW6B	SW6B	Analog switch 6 terminal B
J9	SW7B	SW7B	Analog switch 7 terminal B
J10	SW9A	SW9A	Analog switch 9 terminal A
K1	SW1A	SW1A	Analog switch 1 terminal A
K2	$V_{NN}$	$V_{NN}$	Negative supply voltage
K3	SW2A	SW2A	Analog switch 2 terminal A
K4	SW3A	SW3A	Analog switch 3 terminal A
K5	SW4A	SW4A	Analog switch 4 terminal A
K6	SW5A	SW5A	Analog switch 5 terminal A
K7	SW6A	SW6A	Analog switch 6 terminal A
K8	SW7A	SW7A	Analog switch 7 terminal A
K9	SW8A	SW8A	Analog switch 8 terminal A
K10	SW8B	SW8B	Analog switch 8 terminal B

## 3.0 FUNCTIONAL DESCRIPTION

**FIGURE 3-1: LOGIC TIMING WAVEFORMS**



**TABLE 3-1: TRUTH TABLE**

D0 <sup>1</sup>	D1	...	D15	D16	...	D23 <sup>2</sup>	LE <sup>3</sup>	CLR <sup>4</sup>	SW0 <sup>5,6</sup>	SW1	...	SW15	SW16	...	SW23	
L	-		-	-		-	L	L	OFF	-		-	-			-
H	-		-	-		-	L	L	ON	-		-	-			-
-	L		-	-		-	L	L	-	OFF		-	-			-
-	H		-	-		-	L	L	-	ON		-	-			-
-	-		-	-		-	L	L	-	-		-	-			-
-	-		-	-		-	L	L	-	-		-	-			-
-	-		L	-		-	L	L	-	-		OFF	-			-
-	-		H	-		-	L	L	-	-		ON	-			-
-	-	...	-	L	...	-	L	L	-	-	...	-	OFF	...		-
-	-		-	H		-	L	L	-	-		-	ON			-
-	-		-	-		-	L	L	-	-		-	-			-
-	-		-	-		-	L	L	-	-		-	-			-
-	-		-	-		-	L	L	-	-		-	-			-
-	-		-	-		-	L	L	-	-		-	-			-
-	-		-	-		-	L	L	-	-		-	-			-
X	X	X	X	X	X	X	H	L								HOLD PREVIOUS STATE
X	X	X	X	X	X	X	X	H								ALL SWITCHES OFF

**Note 1:** Serial data is clocked in on the L to H transition of the CLK

**2:** DOUT is high when data in the register 23 is high.

**3:** Shift registers clocking has no effect on the switch states if LE is high.

**4:** The CLR clear input overrides all other inputs.


**5:** The 24 switches operate independently.

**6:** All 24 switches go to a state retaining their latched condition at the rising edge of LE. When LE is low, the shift registers data flow through the latch.

# HV2662 / HV2762

## 3.1 Application Information


**FIGURE 3-2: TEST CIRCUITS**




## 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information

64-Ball VFBGA



Example






<b>Legend:</b>	XX...X    Product Code or Customer-specific information
Y	Year code (last digit of calendar year)
YY	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code
(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

# HV2662 / HV2762

## 64-Ball Very Thin Fine Pitch Ball Grid Array (GA) - 7x7x1.0 mm Body [VFBGA] Supertex Legacy

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits		MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N		64	
Pitch	e		0.65 BSC	
Overall Height	A	-	-	1.00
Standoff	A1	0.16	-	0.25
Molded Cap Thickness	A3	0.45 REF		
Overall Width	E	7.00 BSC		
Overall Ball Pitch	E1	5.85 BSC		
Overall Length	D	7.00 BSC		
Overall Ball Pitch	D1	5.85 BSC		
Ball Diameter	$\varnothing b$	0.25	0.30	0.35

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-370-GA Rev A Sheet 2 of 2

## APPENDIX A: REVISION HISTORY

### Revision A (May 2016)

- Converted Supertex Docs #'s DSFP-2662 and DSFP-HV2762 to Microchip DS20005372A.
- Merged HV2662 and HV2762 into one document.
- Updated “**Product Identification System**”.  
Removed parts with a package code of “LA”;  
Added package “GA”.
- EOL of 64-Ball LFGA package (LB).per PCN  
JAON-20WQKC840.
- Added information for 64-Ball VFBGA (GA)  
throughout.
- Minor text changes throughout.

# HV2662 / HV2762

---

---

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>XX</u>	-	<u>X</u>	-	<u>X</u>	
Device	Package Options		Environmental		Media Type	
Device:			HV2662 = 24-Channel, HV Analog Switch HV2762 = 24-Channel, HV Analog Switch with Bleed Resistors			
Package:	GA	=	64-ball VFBGA			
Environmental	G	=	Lead (Pb)-free/RoHS-compliant package			
Media Type:	(blank)	=	120/Tray for GA package			

### Examples:

- a) HV2662GA-G: 64-ball VFBGA package, 120/Tray
- b) HV2762GA-G: 64-ball VFBGA package, 120/Tray

---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. **MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.** Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMS, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

## **QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949 =**

### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0648-8



**MICROCHIP**

---

## Worldwide Sales and Service

---

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**

Tel: 512-257-3370

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Novi, MI  
Tel: 248-848-4000

**Houston, TX**

Tel: 281-894-5983

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**

Tel: 631-435-6000

**San Jose, CA**

Tel: 408-735-9110

**Canada - Toronto**

Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
**Hong Kong**  
Tel: 852-2943-5100  
Fax: 852-2401-3431  
**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104  
**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500  
**China - Dongguan**  
Tel: 86-769-8702-9880  
**China - Hangzhou**  
Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116  
**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470  
**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205  
**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393  
**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760  
**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118  
**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130  
**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123  
**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632  
**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310  
**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771  
**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302  
**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859  
**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068  
**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850  
**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955  
**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828  
**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102  
**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400  
**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286  
**Netherlands - Drunen**  
Tel: 31-416-690399

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654  
**UK - Wokingham**  
Tel: 44-118-921-5800

07/14/15