

October 1987 Revised April 2002

CD4070BC Quad 2-Input EXCLUSIVE-OR Gate

General Description

The CD4070BC employs complementary MOS (CMOS) transistors to achieve wide power supply operating range, low power consumption, and high noise margin, the CD4070BC provide basic functions used in the implementation of digital integrated circuit systems. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage. No DC power other than that caused by leakage current is consumed during static condition. All inputs are protected from damage due to static discharge by diode clamps to $\rm V_{DD}$ and $\rm V_{SS}$.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} typ.
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Pin compatible to CD4030A


 Equivalent to MM74C86 and MC14070B

Ordering Code:

Order Number	Package Number	Package Description
CD4070BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4070BCN	Ν14Δ	14-Lead Plastic Dual-In-Line Package (PDIP) IEDEC MS-001_0 300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Inputs		Outputs
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V_{DD}) $-0.5 \text{ to } +18 \text{ V}_{DC}$ Input Voltage (V_{IN}) $-0.5 \text{ to } \text{V}_{DD} +0.5 \text{ V}_{DC}$

Storage Temperature Range (T_S) -65° C to +150 $^{\circ}$ C

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) 3V to 15 V_{DC} Input Voltage (V_{IN}) 0 to V_{DD} V_{DC}

Operating Temperature Range (T_A) -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 3)

Symbol	Parameter	O and distance	–55°C		+25°C			+125°C		Units
	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$,		0.25			0.25		7.5	
	Current	$V_{IN} = V_{DD}$ or V_{SS}								
		$V_{DD} = 10V$,		0.5			0.5		15	
		$V_{IN} = V_{DD}$ or V_{SS}								μА
		$V_{DD} = 15V$,		1.0			1.0		30	
		$V_{IN} = V_{DD}$ or V_{SS}								
V _{OL}	LOW Level	I _O < 1 μA								
	Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	I _O < 1 μA								-
	Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
V _{IL}	LOW Level	I _O < 1 μA								-
	Input Voltage	$V_{DD} = 5V$, $V_{O} = 4.5V$ or $0.5V$		1.5			1.5		1.5	
		$V_{DD} = 10V, V_{O} = 9V \text{ or } 1.0V$		3.0			3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 13.5V \text{ or } 1.5V$		4.0			4.0		4.0	
V _{IH}	HIGH Level	I _O < 1 μA								-
	Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5			3.5		
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9.0V$	7.0		7.0			7.0		V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$	11.0		11.0			11.0		
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 ⁻⁵	-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 ⁻⁵	0.1		1.0	μΑ
	•	•	•							

Note 3: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics (Note 4)

 $T_A = 25^{\circ}C,\ C_L = 50\ pF,\ R_L = 200k,\ t_r$ and $t_f \le 20\ ns,\ unless$ otherwise specified


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} or	Propagation Delay Time	$V_{DD} = 5V$		110	185	
t _{PLH}	from Input to Output	$V_{DD} = 10V$		50	90	ns
		$V_{DD} = 15V$		40	75	
t _{THL} or	Transition Time	$V_{DD} = 5V$		100	200	
t _{TLH}		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	
C _{IN}	Average Input Capacitance	Any Input		5	7.5	pF
C _{PD}	Power Dissipation Capacitance	Any Input (Note 5)		20		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.


Note 5: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see 74C Family Characteristics Application Note—AN-90.

Typical Performance Characteristics


Propagation Delay Time vs. Load Capacitance



AC Test Circuit and Switching Time Waveforms



Note: Delays measured with input t_r , $t_f = 20$ ns




Physical Dimensions inches (millimeters) unless otherwise noted $\frac{0.335 - 0.344}{(8.509 - 8.738)}$ LEAD NO. 1 IDENT 0.010 MAX (0.254) $\frac{0.150 - 0.157}{(3.810 - 3.988)}$ $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ $\frac{0.010 - 0.020}{(0.254 - 0.508)}$ 8° MAX TYP ALL LEADS $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ SEATING PLANE 0.014 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS 0.050 (1.270) TYP $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS 0.004 (0.102) ALL LEAD TIPS 0.008 (0.203) TYP

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

M14A (REV h)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com