

18Mb Pipelined DDR™II SIO SRAM Burst of 2

IDT71P79804

Features

- 18Mb Density (1Mx18)
- Separate, Independent Read and Write Data Ports
 Supports concurrent transactions
- Dual Echo Clock Output
- 2-Word Burst on all SRAM accesses
- Multiplexed Address Bus
- One Read or one Write request per clock cycle
- DDR (Double Data Rate) Data Bus
 Two word burst data per clock
- Depth expansion through Control Logic
- HSTL (1.5V) inputs that can be scaled to receive signals from 1.4V to 1.9V.
- Scalable output drivers
- Can drive HSTL, 1 8V TTL or any voltage level from 1.4V to 1.9V. - Output Impedance adjustable from 35 ohms to 70 ohms
- 1.8V Core Voltage (VDD)
- 165-ball, 1.0mm pitch, 15mm x 17mm fBGA Package
- JTAG Interface

Description

The IDT DDRII[™] Burst of two SIO SRAMs are high-speed synchronous memories with independent, double-data-rate (DDR), read and write data ports with two data items passed with each read or write

Using independent ports for read and write data access, simplifies system design by eliminating the need for bi-directional buses. All buses associated with the DDRII SIO are unidirectional and can be optimized for signal integrity at very high bus speeds. Memory bandwidth is higher than DDR SRAM with bi-directional data buses as separate read and write ports eliminate bus turn around cycle. Separate read and write ports also enable easy depth expansion. Each port can be selected independantly with a R/W input shared among all SRAMs and provide a new \overline{LD} load control signal for each bank. The DDRII SIO has scalable output impedance on its data output bus and echo clocks, allowing the user to tune the bus for low noise and high performance

The DDRII SIO has a single SDR address bus with multiplexed read and write addresses The read/write and load control inputs are received on the first half of the clock cycle. The byte signal is received on both halves of the clock cycle simultaneously with the data they are controlling on the data input bus

The DDRII SIO has echo clocks, which provide the user with a clock that is precisely timed to the data output, and tuned with matching impedance and signal quality. The user can use the echo clock for downstream clocking of the data. Echo clocks eliminate the need for the user to produce alternate clocks with precise timing, positioning, and signal qualities to guarantee data capture. Since the echo clocks are

Functional Block Diagram



Notes:

1) Represents 18 signal lines.

2) Represents 19 address signal lines

3) Represents 2 signal lines

4) Represents 36 signal lines

NOVEMBER 2008

@2008 Integrated Device Technology. Inc. QDR SRAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor IDT and Micron Technology Inc.DSC-6432/02

generated by the same source that drives the data output, the relationship to the data is not significantly affected by voltage, temperature and process, as would be the case if the clock were generated by an outside source.

All interfaces of the DDR II SIO are HSTL, allowing speeds beyond SRAM devices that use any form of TTL interface. The interface can be scaled to higher voltages (up to 1.9V) to interface with 1.8V systems if necessary. The device has a VDDQ and a separate Vref, allowing the user to designate the interface operational voltage, independent of the device core voltage of 1.8V VDD. The output impedance control allows the user to adjust the drive strength to adapt to a wide range of loads and transmission lines

Clocking

The DDRII SIO SRAM has two sets of input clocks, namely the K, \overline{K} clocks and the C, \overline{C} clocks. In addition, the DDRII SIO has an output "echo" clock, CQ, \overline{CQ} .

The K and \overline{K} clocks are the primary device input clocks. The K clock is, used to clock in the control signals (\overline{LD} , $\overline{R/W}$ and \overline{BWx}), the address, and the first word of the data burst during a write operation. The \overline{K} clock is used to clock in the control signals (\overline{BWx}) and the second word of the data burst during a write operation. The K and \overline{K} clocks are also used internally by the SRAM In the event that the user disables the C and \overline{C} clocks, the K and \overline{K} clocks will also be used to clock the data out of the output register and generate the echo clocks.

The C and \overline{C} clocks may be used to clock the data out of the output register during read operations and to generate the echo clocks C and \overline{C} must be presented to the SRAM within the timing tolerances The output data from the DDRII SIO will be closely aligned to the C and \overline{C} input, through the use of an internal DLL When C is presented to the DDRII SIO SRAM, the DLL will have already internally clocked the data to arrive at the device output simultaneously with the arrival of the \overline{C} clock. The C and second data item of the burst will also correspond.

Single Clock Mode

The DDRII SIO SRAM may be operated with a single clock pair. C and \overline{C} may be disabled by tying both signals high, forcing the outputs and echo clocks to be controlled instead by the K and \overline{K} clocks.

DLL Operation

The DLL in the output structure of the DDRII SIO SRAM can be used to closely align the incoming clocks C and \overline{C} with the output of the data, generating very tight tolerances between the two The user may disable the DLL by holding \overline{Doff} low. With the DLL off, the C and \overline{C} (or K and \overline{K} if C and \overline{C} are not used) will directly clock the output register of the SRAM. With the DLL off, there will be a propagation delay from the time the clock enters the device until the data appears at the output.

Echo Clock

The echo clocks, CQ and \overline{CQ} , are generated by the C and \overline{C} clocks (or K, \overline{K} if C, \overline{C} are disabled). The rising edge of C generates the rising edge of CQ, and the falling edge of \overline{CQ} . The rising edge of \overline{C} generates the rising edge of \overline{CQ} and the falling edge of CQ. This scheme improves the correlation of the rising and falling edges of the echo clock and will improve the duty cycle of the individual signals.

The echo clock is very closely aligned with the data, guaranteeing that the echo clock will remain closely correlated with the data, within the tolerances designated

Read and Write Operations

DDRII SIO devices internally store the two words of the burst as a single wide word and the words will retain their burst order. There is no ability to address an individual word level in a burst, as is possible in the DDRII common I/O devices. The byte signal can be used to prevent writing to any individual bytes, or combined to prevent writing word(s) of the burst.

Read operations are initiated by holding Read/Write control input (R/\overline{W}) high, the load control input (\overline{LD}) low and presenting the read address to the address port during the rising edge of K, which will latch the address The data will then be read and will appear at the device output at the designated time in correspondence with the C and \overline{C} clocks.

Write operations are initiated by holding the Read/Write control input ($\overline{R/W}$) low, the load control input (\overline{LD}) low and presenting the write address to the address port during the rising edge of K, which will latch the address. On the following rising edge of K, the first word of the two word burst must be present on the data input bus DQ[x:O], along with the appropriate byte write (\overline{BWx}) inputs. On the following rising edge of K, the device input with the designated (\overline{BWx}) inputs.

Output Enables

The DDRII SIO SRAM automatically enables and disables the Q[X:0] outputs. When a valid read is in progress, and data is present at the output, the output will be enabled. If no valid data is present at the output (read not active), the output will be disabled (high impedance). The echo clocks will remain valid at all times and cannot be disabled or turned off During power-up the Q outputs will come up in a high impedance state

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and Vss to allow the SRAM to adjust its output drive impedance The value of RQ must be 5X the value of the intended drive impedance of the SRAM The allowable range of RQ to guarantee impedance matching with a tolerance of +/- 10% is between 175 ohms and 350 ohms, with VDDQ = 1 5V. The output impedance is adjusted every 1024 clock cycles to correct for drifts in supply voltage and temperature. If the user wishes to drive the output impedance of the SRAM to it's lowest value, the ZQ pin may be tied to VDDQ.

Pin Definitions

Symbol	Pin Function	Description
D[X:0]	Input Synchronous	Data input signals, sampled on the rising edge of K and \overline{K} clocks during valid write operations 1M x 18 – D[17:0]
BW0, BW1	Input Synchronous	Byte Write Select 0, 1 are active LOW. Sampled on the rising edge of the K and again on the rising edge of \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. Both byte writes are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written in to the device. 1M x 18 - \overline{BW} controls DQ[8:0] and \overline{BW} 1 controls DQ[17:9]
SA	Input Synchronous	Address inputs. Addresses are sampled on the rising edge of K clock during active read or write operations.
Q[X:0]	Output Synchronous	Data Output signals. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and \overline{C} clocks during Read operations or K and \overline{K} when operating in single clock mode. When the Read port is deselect ed, Q[X:0] are automatically three-stated
LD	Input Synchronous	Load Control Logic Sampled on the rising edge of K. If \overline{LD} is low, a two word burst read or write operation will be initiated as designated by the R/W input. If \overline{LD} is high during the rising edge of K, operations in progress will complete, but new operations will not be initiated
₽/₩	Input Synchronous	Read or Write Control Logic. If $\overline{\text{LD}}$ is low during the rising edge of K, the R/W indicates whether a new operation should be a read or write If R/W is high, a read operation will be initiated, if R/W is low, a write operation will be initiated. If the $\overline{\text{LD}}$ input is high during the rising edge of K, the R/W input will be ignored.
C	Input Clock	Positive Output Clock Input. C is used in conjunction with \overline{C} to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
	Input Clock	Negative Output Clock Input. \overline{C} is used in conjunction with C to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
nalasia N K risti Nataria	Input Clock	Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q[X:0] when in single clock mode All accesses are initiated on the rising edge of K
ĸ	Input Clock	Negative Input Clock Input \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through Q[X:0] when in single clock mode
CQ, <u>CQ</u>	Output Clock	Synchronous Echo clock outputs The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals are free running and do not stop when the output data is three stated.
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. $Q[X:0]$ output impedance is set to $0.2 \times RQ$, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.

3

6432 tbl 02a

Pin Definitions continued

	Symbol	Pin Function	Description
	Doff	Input	DLL Turn Off. When low this input will turn off the DLL inside the device. The AC timings with the DLL turned off will be different from those listed in this data sheet. There will be an increased propagation delay from the incidence of C and \overline{C} to Q, or K and \overline{K} to Q as configured. The propagation delay is not a tested parameter, but will be similar to the propagation delay of other SRAM devices in this speed grade
	TDO	Output	TDO pin for JTAG.
	TCK	Input	TCK pin for JTAG.
	TDI	Input	TDI pin for JTAG An internal resistor will pull TDI to VDD when the pin is unconnected
	TMS	Input	TMS pin for JTAG. An internal resistor will pull TMS to VDD when the pin is unconnected
	NC		No connects inside the package. Can be tied to any voltage level
	Vref	Input Reference	Reference Voltage input Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points
1	Vdd	Power Supply	Power supply inputs to the core of the device. Should be connected to a 18V power supply.
	Vss	Ground	Ground for the device Should be connected to ground of the system.
	VDDQ	Power Supply	Power supply for the outputs of the device Should be connected to a 1.5V power supply for HSTL or scaled to the desired output voltage.
			6432 tbl 02b
	, 1 11		

Δ

Pin Configuration IDT71P79804 (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
A	त्व	Vss/ SA ⁽³⁾	NC/ SA ⁽¹⁾	R/W	BW1	ĸ	NC	٦D	SA	Vss/ SA ⁽²⁾	CQ
в	NC	Q9	D9	SA	NC	к	BWO	SA	NC	NC	Q8
С	NC	NC	D10	Vss	SA	SA	SA	Vss	NC	Q7	D8
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7
Е	NC	NC	Q11	VDDQ	Vss	Vss	Vss	Vddq	NC	D6	Q6
F	NC	Q12	D12	VDDQ	Vdd	Vss	VDD	VDDQ	NC	NC	Q5
G	NC	D13	Q13	Vddq	Vdd	Vss	Vdd	VDDQ	NC	NC	D5
н	Doff	VREF	VDDQ	VDDQ	Vdd	Vss	Vdd	VDDQ	VDDQ	Vref	ZQ
J	NC	NC	D14	VDDQ	Vaa	Vss	Vdd	VDDQ	NC	Q4	D4
к	NC	NC	Q14	VDDQ	Vdd	Vss	VDD	VDDQ	NC	D3	Q3
L	NC	Q15	D15	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	Q2
м	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
N	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1
Р	NC	NC	Q17	SA	SA	с	SA	SA	NC	Do	Qo
R	тоо	тск	SA	SA	SA	ō	SA	SA	SA	TMS	TDI

6432 tbl 12b

165-ball FBGA Pinout Top View

5

NOTES:

1. A3 is reserved for the 36Mb expansion address.

2 A10 is reserved for the 72Mb expansion address This must be tied or driven to VSS on the 1M x 18 DDRII SIO Burst of 2 (71P79804) devices

3. A2 is reserved for the 144Mb expansion address This must be tied or driven to VSS on the 1M x 18 DDRII SIO Burst of 2 (71P79804) devices.

Commercial and Industrial Temperature Ranges

6432 tbl 06

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Rating	Value	Unit
Supply Voltage on Vod with Respect to GND	-0.5 to +2 9	v
Supply Voltage on Vodo with Respect to GND	-0 5 to Vpp+0.3	v
Voltage on Input terminals with respect to GND	-0.5 to Vod +0.3	۷
Voltage on output and VO terminals with respect to GND	-0.5 to VDDQ +0 3	
Temperature Under Bias	-55 to +125	°C
Storage Temperature	-65 to +150	°C
Continuous Current into Outputs	<u>+</u> 20	mA
	Supply Voltage on VDD with Respect to GND Supply Voltage on VDDD with Respect to GND Voltage on Input terminals with respect to GND Voltage on output and VO terminals with respect to GND Temperature Under Bias Storage Temperature	Supply Voltage on VDD with Respect to GND-0.5 to +2 9Supply Voltage on VDDQ with Respect to GND-0 5 to VDD+0.3Voltage on Input terminals with respect to GND-0 5 to VDD+0.3Voltage on output and VO terminals with respect to GND-0.5 to VDD+0.3Temperature Under Bias-55 to +125Storage Temperature-65 to +150

Notes:

- 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2 VDDQ must not exceed VDD during normal operation

Write Descriptions^(1,2)

Signal	BWo	BW1
Write Byte 0	L	X
Write Byte 1	X	L
		6432 tbl 09

Notes:

- 1) All byte write (BWx) and () signals are sampled on the rising edge of K and again on \overline{K} . The data that is present on the data bus in the designated byte/ will be latched into the input if the corresponding BWx or is held low. The rising edge of K will sample the first byte/ of the two word burst and the rising edge of K will sample the second byte of the two word burst
- 2) The availability of the BWx or on designated devices is described in the pin description table
- 3) The DDRII SIO Burst of two SRAM has data forwarding A read request that is initiated on cycle following a write request to the same address will produce the newly written data in response to the read request

Capacitance $(TA = +25^{\circ}C, f = 1.0MHz)^{(1)}$

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance		5	pF
Colk	Clock Input Capacitance	VDD = 18V VDDQ = 15V	6	pF
Co	Output Capacitance	1024	7	рF

Note:

 Tested at characterization and retested after any design or process change that may affect these parameters

Recommended DC Operating Conditions

Symbol	Paran	Min.	Тур	Max.	Unit	
Vdd	Power Supply	1.7	1.8	1.9	ν	
VDDQ	I/O Supply Volt	1.4	1.5	1.9	v	
Vss	Ground	0	0	0	٧	
VREF	Input Reference	Voltage	-	VDDQ/2	-	٧
Ta	Ambient	Commercial	0 to +70			°C
IA	Temperature ⁽¹⁾ Industrial				°C	
Note:					{	6432 tbl 04

Note:

1. During production testing, the case temperature equals the ambient temperature

10 G (4

Application Example



6432 drw 20

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($VDD = 1.8 \pm 100mV$, VDDQ = 1.4V to 1.9V)

Parameter	Symbol	Test Conditions Min			N	lax	Unit	Note
Input Leakage Current	JIL.	VDD = Max VIN = VSS to VDDQ -2			+2		uA	
Output Leakage Current	IOL	Output Disabled -2				-2	uA	
				•	Com'l	Ind		
			267MHz	-	950	980		
Operating Current	lop	VDD = Max,	250MHz		850	900]	
(x18): DDR		IOUT = 0mA (outputs open), Cycle Time ≥ tKHKH Min	200MHz	-	750	800	- mA	1
			167MHz	-	650	700		
			267MHz	-	420	450	- mA	
Standby Current NOP	ISB1	Device Deselected (in NOP state) IOUT = 0mA (outputs open), f=Max, All Inputs <0 2V or > VDD -0.2V	250MHz		375	410		_
Standby Culteric NOF	1281		200MHz	-	335	370		2
			167MHz		300	335]	
Output High Voltage	VOHI	RQ = 250Ω, iOH = -15mA		VDDQ/2-0 12	VDDQ/2+0 12		V	3,7
Output Low Voltage	VOL1	$RQ = 250\Omega$, IOL = 15mA	Q = 250Ω, IOL = 15mA		VDDQ/2+0 12		V	4,7
Output High Voltage	VOH2	IOH = -0.1mA		VDDQ-02	VD	DQ	V	5
Output Low Voltage	VOL2	lOL = 0 1mA		Vss	02		.: • V	6

NOTES:

6432 tbi 10c

- 1 Operating Current is calculated with 50% read cycles and 50% write cycles
- 2 Standby Current is only after all pending read and write burst operations are completed.
- 3 Outputs are impedance-controlled. IOH = -(VDDQ/2)/(RQ/5) and is guaranteed by device characterization for $175\Omega \le RQ < 350\Omega$. This parameter is tested at RQ = 250Ω , which gives a nominal 50Ω output impedance.
- 4 Outputs are impedance-controlled. IOL = (VDDQ/2)/(RQ/5) and is guaranteed by device characterization for $175\Omega \le RQ < 350\Omega$. This parameter is tested at RQ = 250Ω , which gives a nominal 50Ω output impedance
- 5 This measurement is taken to ensure that the output has the capability of pulling to the VDDQ rail, and is not intended to be used as an impedance measurement point.
- 6. This measurement is taken to ensure that the output has the capability of pulling to Vss, and is not intended to be used as an impedance measurement point.

7 Programmable Impedance Mode

Commercial and Industrial Temperature Ranges

Input Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8 ± 100mV, VDDQ = 1.4V to 1.9V)

Parameter	Symbol	Min	Max	Unit	Notes
Input High Voltage, DC	VIH (DC)	VREF +0.1	VDDQ +0.3	۷	1,2
input Low Voltage, DC	VIL (DC)	-0.3	Vref -0.1	۷	1,3
Input High Voltage, AC	Vih (AC)	VREF +0 2	-	V	4,5
Input Low Voltage, AC	VIL (AC)	-	VREF -0 2	۷	4,5

NOTES:

6432 tbl 10d

1. These are DC test criteria. DC design criteria is VREF ± 50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.

2 VIH (Max) DC = VDDQ+0 3, VIH (Max) AC = VDD +0.5V (pulse width <20% tKHKH (min))

3. VIL (Min) DC = -0.3V, VIL (Min) AC = -0.5V (pulse width ≤20% tKHKH (min))

4 This conditon is for AC function test only, not for AC parameter test.

5. To maintain a valid level, the transitioning edge of the input must:

a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC) b) Reach at least the target AC level.

c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)

Overshoot Timing Undershoot Timing 20% tKHKH (MIN) VIH VDD +0.5 VIH VDD +0.25 VSS VDD VSS VDD VSS-0.25V VIL VSS-0.5V VSS-0.5V S432 drw 22 6432 drw 21 20% tKHKH (MIN)

가는 옷에 가지 않는다.

AC Test Conditions

Parameter	Symbol	Value	Unit
Core Power Supply Voltage	Vdd	1.7-1.9	ν
Output Power Supply Voltage	VDDQ	1 4-1.9	٧
Input High Level	Vih	(VDDQ/2) + 0.5	V
Input Low Level	VIL	(VDDQ/2) - 0.5	۷
Input Reference Level	VREF	VDDQ/2	٧
Input Rise/Fall Time	TR/TF	0.3/0.3	ns
Output Timing Reference Level		VDDQ/2	V

NOTE: 1 Parameters are tested with RQ=250Ω 6432 tbl 11a

Input Waveform



Output Waveform



AC Test Loads



		267MHz		trial Temperature		200MHz		167MHz			1
_	_		1	+	1		1		1	-	
Symbol Parameter		Min.	Max	Min	Max	Min.	Max	Min.	Max	Unit	Notes
Clock Pa	rameters	,			1		.				
t KHKH	Clock Cycle Time (K,K,C,C)	3.75	6.30	4 00	6.30	5 00	7 88	6.00	8.40	ns	
tKC var	Clock Phase Jitter (K,K,C,C)	-	-	-	0.20	-	0 20	-	0 20	ns	1,5
tkhkl.	Clock High Time (K,K,C,C)	1 50	-	1.60	-	2 00	-	2.40	-	ns	8
tklkh	Clock LOW Time (K,K,C,C)	1.50		1 60	-	2.00	-	2 40	-	ns	8
tkhrh	Clock to \overline{clock} (K $\rightarrow \overline{K}, C \rightarrow \overline{C}$)	1 69	-	1.80	-	2 20	-	2.70	-	ns	9
trhkh	$\overline{\text{Clock}}$ to clock ($\overline{\text{K}} \rightarrow \text{K}, \overline{\tilde{\text{C}}} \rightarrow \text{C}$)	1.69	-	1 80	-	2.20	-	2 70	-	ns	9
tKHCH	Clock to data clock (K \rightarrow C, $\overline{K}\rightarrow\overline{C}$)	0.00	1.69	0 00	1 80	0 00	2.30	0.00	2 80	ns	
tKC lock	DLL lock time (K, C)	1024	-	1024	-	1024	-	1024	-	cycles	2
tKC reset	K static to DLL reset	30	-	30	-	30	-	30	-	ns	
Output P	arameters										
tchqv	C, C HIGH to output valid	-	0 45	-	0.45	-	0 45	-	0.50	ns	3
tCHQX	C, C HIGH to output hold	-0.45	-	-0 45	-	-0.45	-	-0.50	-	ns	3
tCHCQV	C, C HIGH to echo clock valid	-	0 45	-	0.45		0.45	-	0.50	ns	. 3
tCHCQX	C, C HIGH to echo clock hold	-0.45	-	-0.45	-	-0.45	-	-0 50	- - 24	: ns	3
tCQHQV	CQ, CQ HIGH to output valid	-	0.30	-	0 30	-	0.35	-	0 40	i ns 🗉	
tсанах	CQ, CQ HIGH to output hold	-0.30	-	-0 30	-	-0 35	-	-0.40		ns	. 1.1
tCHQZ	C HIGH to output High-Z	-	0.45	-	0 45	-	0.45	-	0 50	Elins. ::	3,4,5
ICHQX1	C HIGH to output Low-Z	-0.45	-	-0.45	-	-0.45	-	-0.50		i ns	3,4,5
Set-Up Ti	mes					I			de la c	L	
tavkh	Address valid to K,K rising edge	0.50	-	0 50	-	0.60	-	0.70	-	ns	6
ілкн	R/\overline{W} inputs valid to K,\overline{K} rising edge	0.50	<u>-</u>	0.50	-	0.60	-	0 70		ns	
dvkh	Data-in and \overline{BWx} valid to K, \overline{K} rising edge	0.35	-	0 35	-	0.40	-	0.50	-	ns	•.
loid Time	28								: 1		
КНАХ	K,\overline{K} rising edge to address hold	0.50	-	0.50	-	0.60	-	0.70	•	ns	6
кніх	K, \overline{K} rising edge to R/ \overline{W} inputs hold	0 50	•	0.50	-	0.60	-	0.70		ns	
KHDX	K, \overline{K} rising edge to data-in and \overline{BWx} hold	0.35	-	0 35	-	0.40	-	0.50	-	ns	

NOTES:

IDT71P79804 (1Mx18-Bit) 18 Mb DDR II SIO SRAM Burst of 2

1 Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

2 Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.

If C, C are tied High, K, K become the references for C, C timing parameters.
 To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worse case at totally different test conditions (0°C, 1.9V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1 7V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature

5 This parameter is guaranteed by device characterization, but not production tested

6. All address inputs must meet the specified setup and hold times for all latching clock edges.

7. During production testing, the case temperature equals TA.

8. Clock High Time (tKHKL) and Clock Low Time (tKLKH) should be within 40% to 60% of the cycle time (tKHKH).

9. Clock to clock time (tKHKH) and Clock to clock time (tKHKH) should be within 45% to 55% of the cycle time (tKHKH).

6432 thi 11

Commercial and Industrial Temperature Ranges

Timing Waveform of Combined Read and Write Cycles



IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149 1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics In conformance with IEEE 1149 1, the SRAM contains a TAP controller, Instruction register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up; therefore, the TRST signal is not

JTAG Block Diagram



TAP Controller State Diagram



required It is possible to use this device without utilizing the TAP To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to VSS to preclude a mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected, but they may also be tied to VDD through a resistor. TDO should be left unconnected

JTAG Instruction Coding

IR2	IR1	IRO		TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	
0	0	1	IDCODE	Identification register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	RESERVED	Do Not Use	5
1	0	0	SAMPLE/PRELOAD	Boundary Scan register	4
1	0	1	RESERVED	Do Not Use	5
1	1	0	RESERVED	Do Not Use	5
1	1	1	BYPASS	Bypass Register	3

NOTES:

1. Places Qs in Hi-Z in order to sample all input data regardless of other SRAM inputs

6432 tbl 13

2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.

 Bypass register is initialized to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when existing the Shift DR states.

4 SAMPLE instruction does not place output pins in Hi-Z.

5. This instruction is reserved for future use

Commercial and Industrial Temperature Ranges

Scan Register Definition

Part	Instrustion Register	Bypass Register	ID Register	Boundry Scan
1Mx18	3 bits	1 bit	32 bits	107 bits

6432 tb! 14

Identification Register Definitions

INSTRUCTION FIELD	ALL DEVICES	DESCRIPTION	PART NUMBER
Revision Number (31:29)	0x0	Revision Number	
Device ID (28:12)	0x0299	1Mx18 DDRII SIO BURST OF 2	71P79804S
IDT JEDEC ID CODE (11:1)	0x033	Allows unique identification of SRAM vendor.	
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.	

6432 tbl 15

··· · · ·

.

.

14

Commercial and Industrial Temperature Ranges

Boundary Scan Exit Order

Boundary	
ORDER	PIN ID
1	6R
2	6P
3	6N
4	7P
5	7N
6	7R
7	8R
8	8P
9	9R
10	11P
11	10P
12	10N
13	9P
14	10M
15	11N
16	9M
17	9N
18	11L
. 19	11M
20	9L
21	10L
22	11K
23	10K
24	9J
25	9K
26	10J
27	11J
28	11H
29	10G
30	9G
31	11F
32	11G
33	9F
34	10F
35	11E
36	10E
	6432 thi 16

ORDER	PIN ID
37	10D
38	9E
39	10C
40	11D
41	9C
42	9D
43	11B
44	11C
45	9B
46	10B
47	11A
48	Internal
49	9A
50	8B
51	7C
52	6C
53	8A
54	7A
55	7B
56	6B
57	6A
58	5B
59	5A
⁻ 60 ⁻	4A
61	5C
62	4B
63	3A
64	1H
65	1A
66	2B
67	3B
68	1C
69	1B
70	3D
71	3C
72	1D
	6432 tbl 17

ORDER	PIN ID	
73	2C	
74	3E	1
75	2D	
76	2E	
77	1E	
78	2F]
79	ЗF	
80	1G	
81	1F	
82	3G	
83	2G	
84	1J	
85	2J	
86	ЗК	
87	3J	
88	2K	
. 89	1K	
90	2L	
91	3L	
92	1M	an ann an ta tha an ta
93	1L	
94	3N :	
95	ЗМ	
96	1N	
97	2M	
98	3P	
99	2N	
100	2P	
101	1P	
102	3R	
103	4R	
104	4P	
105	5P	
106	5N	
107	5R	
	6432 lbl 18	

15

6432 tbi 16

6432 (bl 18

JTAG DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Output Power Supply	VDDQ	1.4	-	1.9	v	
Power Supply Voltage	VDD	1.7	1.8	1.9	V	
Input High Level	VIH	13	"	VDD + 0 3	V	
Input Low Level	ViL	- 0.3	-	0.5	V	
TCK Input Leakage Current	liL.	- 5	-	+ 5	uA	
TMS, TDI Input Leakage Current	liL.	- 15		+ 15	uA	
TDO Output Leakage Current	lol.	- 5	-	+ 5	υA	
Output High Voltage (IOH = -1mA)	Voн	VDDQ - 0.2	-	VDDQ	V	1
Output Low Voltage (IOL = 1mA)	Vol	Vss	-	0.2	V	1
NOTE:	· · · · · · · · · · · · · · · · · · ·					6432 tbi 19

NOTE:

1. The output impedance of TDO is set to 50 ohms (nominal process) and does not vary with the external resistor connected to ZQ.

JTAG AC Test Conditions

Parameter	Symbol	Min	• Unit	Note
Input High Level	VIH	1.8	v	
Input Low Level	۷ıL	0	٧	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		0.9	v	1.

Note: 1. For SRAM outputs see AC test output load on page 13 6432 to 20

JTAG Input Test WaveForm



JTAG Output Test WaveForm





JTAG AC Test Load

JTAG AC Characteristics

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	tснсн	50	-	ns	
TCK High Pulse Width	tCHCL	20	-	ns	
TCK Low Pulse Width	tCLCH	20	1	ns	
TMS Input Setup Time	tMVCH	5	-	ns	
TMS Input Hold Time	TCHMX	5	-	ns	
TDI Input Setup Time	tDVCH	5	-	ns	
TDI Input Hold Time	t CHDX	5	-	ns	
SRAM Input Setup Time	tSVCH	5	- -	ns	
SRAM Input Hold Time	tCHSX	5	-	ns	
Clock Low to Output Valid	tCLQV	0	10	ns	

6432 tbi 21

JTAG Timing Diagram



Package Diagram Outline for 165-Ball Fine Pitch Grid Array



18

Commercial and Industrial Temperature Ranges

Ordering Information





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2774 www.idt.com for Tech Support: sramhelp@idt.com 800-345-7015 or 408-284-4555

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

QDR SRAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor IDT and Micron Technology Inc.

Revision History

<u>REV</u>	DATE	PAGES	DESCRIPTION
0	07/26/05	p 1-21	Released Final datasheet
1	11/30/05	p. 11, 14, 22	Added 267MHz speed grade to the DC and AC Electrical Characteristics tables and ordering information
2	11/01/08	p 1-22	Deleted 71P79204/104/604 devices from datasheet. Updated the ordering information by removing the "IDT" notation.