

General Description

- Trench Power AlphaSGT™ technology
- Low $R_{DS(ON)}$
- Logic Driven
- RoHS and Halogen-Free Compliant

Product Summary

V_{DS}	100V
I_D (at $V_{GS}=10V$)	48A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 6.2mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 7.4mΩ


Applications

- Synchronous Rectification for Quick Charger 3.0
- Synchronous Rectification for AC/DC adapter and DC/DC brick power


100% UIS Tested
100% R_g Tested


DFN5x6



Top View



Bottom View



Top View


Orderable Part Number

AON6220

Package Type

DFN 5x6

Form

Tape & Reel

Minimum Order Quantity

3000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	48	A
$T_C=100^\circ C$		48	
Pulsed Drain Current ^C	I_{DM}	185	
Continuous Drain Current	I_{DSM}	22	A
$T_A=70^\circ C$		17.5	
Avalanche Current ^C	I_{AS}	44	A
Avalanche energy $L=0.1\text{mH}$ ^C	E_{AS}	97	mJ
V_{DS} Spike	$10\mu s$	V_{SPIKE}	V
Power Dissipation ^B	P_D	113.5	W
$T_C=100^\circ C$		45.5	
Power Dissipation ^A	P_{DSM}	6.2	W
$T_A=70^\circ C$		4.0	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A $t \leq 10s$	$R_{\theta JA}$	15	20	°C/W
Maximum Junction-to-Ambient ^{AD} Steady-State		40	50	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.8	1.1	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	100			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$		1		μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			5	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.75	2.3	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$		5.1	6.2	$\text{m}\Omega$
		$T_J=125^\circ\text{C}$		9.3	11.3	
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		5.9	7.4	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		100		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.68	1	V
I_S	Maximum Body-Diode Continuous Current ^G				48	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$		4525		pF
C_{oss}	Output Capacitance			345		pF
C_{rss}	Reverse Transfer Capacitance			22.5		pF
R_g	Gate resistance	f=1MHz	0.5	1.1	1.8	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=20\text{A}$		65	95	nC
$Q_g(4.5\text{V})$	Total Gate Charge			30	45	nC
Q_{gs}	Gate Source Charge			10		nC
Q_{gd}	Gate Drain Charge			9		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=2.5\Omega, R_{\text{GEN}}=3\Omega$		10		ns
t_r	Turn-On Rise Time			6		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			51		ns
t_f	Turn-Off Fall Time			9		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		32		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		162		nC

A. The value of $R_{\text{DS(on)}}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation $P_{\text{DS(on)}}$ is based on $R_{\text{DS(on)}} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The $R_{\text{DS(on)}}$ is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 12: Power De-rating (Note F)

Figure 13: Current De-rating (Note F)

Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)

Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

