# Si50122-A1/A2



# **CRYSTAL-LESS PCI-EXPRESS GEN1 DUAL OUTPUT CLOCK GENERATOR**

reduction (Si50122-A2)

(2.0 x 2.5 mm)

spectrum outputs

down spread outputs

Si50122-A2 supports 0.5%

Solid State Drives (SSD)

Wireless Access Point

**Digital Video Camera** 

Home Gateway

#### **Features**

- Crystal-less clock generator with integrated CMEMS
- PCI-Express Gen 1 compliant
- Two PCIe 100 MHz differential HCSL outputs
- One 25 MHz single-ended LVCMOS output
- Supports Serial (ATA) at 100 MHz
- Low power differential output buffers
- No termination resistors required for differential output clocks

#### **Applications**

- Network Attached Storage
- **Multi-function Printer**
- Digital TV
- Set top box

#### Description

Si50122-A1/A2 is a high-performance, crystal-less PCIe clock generator that can generate two 100 MHz PCIe clock and one 25 MHz LVCMOS clock outputs. The differential clock outputs are compliant to PCIe Gen1 specifications. The ultrasmall footprint (2.0 x 2.5 mm) and industry leading low-power consumption makes Si50122-A1/A2 the ideal clock solution for consumer and embedded applications where board space is limited and low power is needed.

#### **Functional Block Diagram**





**Ordering Information:** See page 10



#### Patents pending



# TABLE OF CONTENTS

. Electrical Specifications	4
2. Test and Measurement Setup	
B. Pin Descriptions	
. Ordering Guide	0
5. Package Outlines	1
Recommended Design Guideline1	3
Contact Information	4



# 1. Electrical Specifications

#### Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage (3.3 V Supply)	V <sub>DD</sub>	3.3 V ± 10%	2.97	3.3	3.63	V
Supply Voltage (2.5 V Supply)	V <sub>DD</sub>	2.5 V ± 10%	2.25	2.5	2.75	V

#### **Table 2. DC Electrical Specifications**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Voltage (V <sub>DD</sub> = 3.3 V)	V <sub>DD</sub>	3.3 V ± 10%	2.97	3.30	3.63	V
Operating Voltage (V <sub>DD</sub> = 2.5 V)	V <sub>DD</sub>	2.5 V ± 10%	2.25	2.5	2.75	V
Operating Supply Current	I <sub>DD</sub>	Full Active; 3.3 V ± 10%		20	23	mA
		Full Active; 2.5 V ± 10%	_	18	21	mA
Input Pin Capacitance	C <sub>IN</sub>	Input Pin Capacitance	_	3	5	pF
Output Pin Capacitance	C <sub>OUT</sub>	Output Pin Capacitance	_	_	5	pF



Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DIFF Clocks						
Duty Cycle	T <sub>DC</sub>	Measured at 0 V differential	45		55	%
Skew	T <sub>SKEW</sub>	Measured at 0 V differential	_		100	ps
Output Frequency	F <sub>OUT</sub>	V <sub>DD</sub> = 3.3 V	_	100	_	MHz
Frequency Accuracy	F <sub>ACC</sub>	All output clocks	—	_	100	ppm
Slew rate	t <sub>r/f2</sub>	Measured differentially from ±150 mV	0.6	_	5.0	V/ns
PCIe Gen1 Pk-Pk Jitter	Pk-Pk <sub>GEN1</sub>	PCIe Gen 1, V <sub>DD</sub> = 3.3 V ±10%	_	20.7	35	ps
PCIe Gen1 Pk-Pk Jitter	Pk-Pk <sub>GEN1</sub>	PCIe Gen 1, V <sub>DD</sub> = 2.5 V ±10%	_	25	40	ps
Crossing Point Voltage at 0.7 V Swing	V <sub>OX</sub>		300	_	550	mV
Voltage High	V <sub>HIGH</sub>		_	_	1.15	V
Voltage Low	V <sub>LOW</sub>		-0.3	—	_	V
Spread Range	S <sub>RNG</sub>	Down Spread, –A2 only	—	_	-0.5	%
Modulation Frequency	F <sub>MOD</sub>	–A2 only	30	31.5	33	kHz
25 MHz at 3.3 V						·
Duty Cycle	T <sub>DC</sub>	Measurement at 1.5 V	45	_	55	%
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 10 pF, 20% to 80%	_	1.2	3.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 10 pF, 20% to 80%	_	1.2	3.0	ns
Cycle to Cycle Jitter	T <sub>CCJ</sub>	Measurement at 1.5 V	_		250	ps
Long Term Accuracy	L <sub>ACC</sub>	Measured at 1.5 V	_	—	100	ppm
Powerup Time	-					·
Clock Stabilization from Powerup	T <sub>STABLE</sub>	First power up to first output	_		10	ms
*Note: Visit www.pcisig.com for com	plete PCIe sp	ecifications.			•	



#### Table 4. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature, Storage	Τ <sub>S</sub>	Non-functional	-65		150	°C
Temperature, Operating Ambient	T <sub>A</sub>	Functional	-40		85	°C
Temperature, Junction	TJ	Functional	_		150	°C
Dissipation, Junction to Case	Ø <sub>JC</sub>	JEDEC (JESD 51)	_		38.3	°C/W
Dissipation, Junction to Ambient	Ø <sub>JA</sub>	JEDEC (JESD 51)	_		90.4	°C/W

#### Table 5. Absolute Maximum Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Main Supply Voltage	V <sub>DD_3.3 V</sub>		—		4.6	V
Input Voltage	V <sub>IN</sub>	Relative to V <sub>SS</sub>	-0.5		4.6	V <sub>DC</sub>
ESD Protection (Human Body Model)	ESD <sub>HBM</sub>	JEDEC (JESD 22 - A114)	2000			V
Flammability Rating	UL-94	UL (Class)		V-	-0	
<b>Note:</b> While using multiple power supplies, Power supply sequencing is <i>not</i> requi	-	any input or I/O pin cannot exce	ed the po	ower pin o	during po	werup.



## 2. Test and Measurement Setup

Figure 1–Figure 3 show the test load configuration for the differential clock signals.



Figure 2. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)





Figure 3. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)



Figure 4. Single-ended Clocks with Single Load Configuration



Figure 5. Single-ended Output Signal (for AC Parameter Measurement)



# 3. Pin Descriptions



Figure 6. 10-Pin TDFN

#### Table 6. Si50122-Ax-GM 10-Pin TDFN Descriptions

Pin #	Name	Туре	Description
1	VSS	GND	Connect to Ground
2	REFOUT	O, SE	25 MHz LVCMOS clock output
3	NC	NC	No Connect; do not connect this pin to anything.
4	DIFF1	O, DIF	0.7 V, 100 MHz differential clock output
5	DIFF1	O, DIF	0.7 V, 100 MHz differential clock output
6	VSS	GND	Connect to Ground
7	DIFF2	O, DIF	0.7 V, 100 MHz differential clock output
8	DIFF2	O, DIF	0.7 V, 100 MHz differential clock output
9	V <sub>DD</sub>	PWR	Power supply
10	V <sub>DD</sub>	PWR	Power supply



## 4. Ordering Guide

Part Number	Spread Option	Package Type	Temperature
Si50122-A1-GM	No Spread	10-pin TDFN	Industrial, –40 to 85 °C
Si50122-A1-GMR	No Spread	10-pin TDFN—Tape and Reel	Industrial, –40 to 85 °C
Si50122-A2-GM	–0.5% Spread	10-pin TDFN	Industrial, -40 to 85 °C
Si50122-A2-GMR	–0.5% Spread	10-pin TDFN—Tape and Reel	Industrial, –40 to 85 °C



Figure 7. Ordering Information



# 5. Package Outlines



Figure 8. 10-Pin TDFN Package Drawing



Symbol	Min	Nom	Max		
A	0.80	0.85	0.90		
A1	0.00		0.05		
A3		0.203 REF.	4		
b	0.20	0.25	0.30		
D		2.00 BSC.	4		
е		0.50 BSC			
E		2.50 BSC.			
L	0.35	0.4	0.45		
aaa		0.10	-		
bbb		0.10			
CCC	0.10				
ddd	0.05				
eee	0.08				

#### Table 7. Package Diagram Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerances per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020

specification for Small Body Components. 4. This drawing conforms to the JEDEC Solid State Outline MO-229.

SILICON LABS

## 6. Recommended Design Guideline





**Note:** FB Specifications: DC resistance 0.1–0.3  $\Omega$ , Impedance at 100 MHz  $\geq$  1000  $\Omega$ .





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

#### http://www.silabs.com