Power MOSFET 45 A, 25 V, N–Channel DPAK

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low C_{iss} to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters
- These are Pb–Free Devices

MAXIMUM RATINGS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	25	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	±20	Vdc
Thermal Resistance – Junction-to-Case Total Power Dissipation @ T _C = 25°C Drain Current	${\mathsf R}_{\theta JC} {\mathsf P}_{\mathsf D}$	3.0 50	°C/W W
– Continuous @ $T_C = 25^{\circ}C$, Chip – Continuous @ $T_A = 25^{\circ}C$, Limited by Wires – Single Pulse (tp ≤ 10 μ s)	I _D I _D I _D	45 32 100	A A A
Thermal Resistance – Junction-to-Ambient (Note 1) – Total Power Dissipation @ $T_A = 25^{\circ}C$ – Drain Current – Continuous @ $T_A = 25^{\circ}C$	R _{θJA} P _D I _D	71.4 2.1 9.2	°C/W W A
Thermal Resistance – Junction-to-Ambient (Note 2)	R_{\thetaJA}	100	°C/W
 Total Power Dissipation @ T_A = 25°C Drain Current – Continuous @ T_A = 25°C 	P _D I _D	1.5 7.8	W A
Operating and Storage Temperature Range	T _J , T _{stg}	–55 to 175	°C
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. When surface mounted to an FR4 board using 0.5 sq. in pad size.

When surface mounted to an FR4 board using minimum recommended pad size.



ON Semiconductor®

http://onsemi.com

45 AMPERES, 25 VOLTS $R_{DS(on)} = 12.6 \text{ m}\Omega$ (Typ)







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Characteristics			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)			25 -	28 -		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$					1.0 10	μAdc
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)			_	-	±100	nAdc
ON CHARACTERISTICS (Note 3	3)					
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Threshold Temperature Coefficient (Negative)			1.0 _	1.7 -	2.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3) $(V_{GS} = 4.5 \text{ Vdc}, I_D = 10 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc})$				18.6 12.6	23 16.5	mΩ
Forward Transconductance (Note 3) (V _{DS} = 10 Vdc, I _D = 10 Adc)			_	20	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	584	-	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHz})$	C _{oss}	-	254	-	
Transfer Capacitance		C _{rss}	-	99	-	
SWITCHING CHARACTERISTIC	CS (Note 4)					
Turn-On Delay Time		t _{d(on)}	-	4.5	-	ns
Rise Time	(V _{GS} = 10 Vdc, V _{DD} = 10 Vdc,	t _r	-	19.5	-	
Turn-Off Delay Time	$I_D = 10 \text{ Adc}, R_G = 3 \Omega$	t _{d(off)}	-	16.7	-	
Fall Time		t _f	-	3.5	-	
Gate Charge		QT	-	5.78	-	nC
	(V _{GS} = 4.5 Vdc, I _D = 10 Adc, V _{DS} = 10 Vdc) (Note 3)	Q ₁	-	2.1	-	
		Q ₂	-	2.5	-	
SOURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On-Voltage	(I _S = 10 Adc, V _{GS} = 0 Vdc) (Note 3) (I _S = 10 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.85 0.71	1.2 -	V _{dc}
Reverse Recovery Time		t _{rr}	-	20.4	-	ns
	(I _S = 10 Adc, V _{GS} = 0 Vdc,	t _a	-	8.25	-]
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$ (Note 3)	t _b	-	12.1	-]

Reverse Recovery Stored Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

 $\mathsf{Q}_{\mathsf{R}\mathsf{R}}$

0.007

_

μC





V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 11. Maximum Rated Forward Biased Safe Operating Area

PACKAGE LIMIT

1

1 0.1 dc

100

10



Figure 12. Thermal Response

ORDERING INFORMATION

Device	Package	Shipping [†]
NTD40N03R-1G	DPAK (Straight Lead) (Pb-Free)	75 Units/Rail
NTD40N03RT4G	DPAK (Pb–Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369AA-01 **ISSUE B**



NOTES:

- IOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIVENSIONS be ON TOUR OPTIONAL WITHIN

- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATIMES A AND B ADE DETERMINED AT DATIM
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
с	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

SOLDERING FOOTPRINT*

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

4. DRAIN



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369D-01 ISSUE B





NOTES: 1. DIMENSIONING AND TOLERANCING PER ANDLV14 FM 1020

ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
в	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29 BSC		
н	0.034	0.040	0.87 1.01		
J	0.018	0.023	0.46	0.58	
κ	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
V	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN

SOURCE
 DRAIN

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative